







SN74LV4040A

SCES226K - APRIL 1999 - REVISED SEPTEMBER 2024

# SN74LV4040A 12-Bit Asynchronous Binary Counters

## 1 Features

- 2V to 5.5V V<sub>CC</sub> operation
- Typical  $V_{OLP}$  (output ground bounce) <0.8V at  $V_{CC}$  = 3.3V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) 2.3V at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = 25°C
- Support mixed-mode voltage operation on all ports
- High on-off output-voltage ratio
- Low crosstalk between switches
- · Individual switch controls
- · Extremely low input current
- I<sub>off</sub> supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, class II


## 2 Description

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally.

#### **Package Information**

. donagoo								
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)	BODY SIZE(3)					
	N (PDIP, 16)	19.3mm x 9.4mm	19.3mm x 6.35mm					
	D (SOIC, 16)	9.9mm x 6mm	9.9mm x 3.9mm					
	NS (SOP, 16)	10.2mm x 7.8mm	10.2mm x 5.3mm					
SN74LV4040A	DB (SSOP, 16)	6.2mm x 7.8mm	6.2mm x 5.3mm					
	PW (TSSOP, 16)	5mm x 6.4mm	5mm x 4.4mm					
	DGV (TVSOP, 16)	3.6mm x 6.4mm	3.6mm x 4.4mm					
	RGY (VQFN, 16)	4mm x 3.5mm	4mm x 3.5mm					

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



**Logic Diagram (Positive Logic)** 





# **Table of Contents**

1 Features1	6 Detailed Description9
2 Description1	6.1 Overview9
3 Pin Configuration and Functions3	6.2 Functional Block Diagram9
4 Specifications4	6.3 Device Functional Modes9
4.1 Absolute Maximum Ratings4	7 Application and Implementation10
4.2 ESD Ratings4	7.1 Power Supply Recommendations10
4.3 Recommended Operating Conditions4	7.2 Layout10
4.4 Thermal Information5	8 Device and Documentation Support11
4.5 Electrical Characteristics5	8.1 Documentation Support (Analog)11
4.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 5$	8.2 Receiving Notification of Documentation Updates 11
4.7 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V6	8.3 Support Resources11
4.8 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V6	8.4 Trademarks11
4.9 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V6	8.5 Electrostatic Discharge Caution11
4.10 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V6	8.6 Glossary11
4.11 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V7	9 Revision History11
4.12 Noise Characteristics7	10 Mechanical, Packaging, and Orderable
4.13 Operating Characteristics7	Information12
5 Parameter Measurement Information8	



# 3 Pin Configuration and Functions





A. NC - no internal connection

Figure 3-2. SN74LV4040A RGY Package (Top View)

Figure 3-1. SN74LV4040A D, DB, DGV, N, NS, or PW Package (Top View)

PIN	ı	TYPE(1)	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
Q <sub>L</sub>	1	0	Q <sub>L</sub> output		
Q <sub>F</sub>	2	0	Q <sub>F</sub> output		
Q <sub>E</sub>	3	0	Q <sub>E</sub> output		
$Q_G$	4	0	Q <sub>G</sub> output		
Q <sub>D</sub>	5	0	Q <sub>D</sub> output		
Q <sub>C</sub>	6	0	Q <sub>C</sub> output		
Q <sub>B</sub>	7	0	Q <sub>B</sub> output		
GND	8	-	Ground		
Q <sub>A</sub>	9	0	Q <sub>A</sub> output		
CLK	10	1	Clock, falling edge triggered		
CLR	11	1	Clear, active high		
Q <sub>I</sub>	12	0	Q <sub>I</sub> output		
Q <sub>H</sub>	13	0	Q <sub>H</sub> output		
Q <sub>J</sub>	14	0	Q <sub>J</sub> output		
Q <sub>K</sub>	15	0	Q <sub>K</sub> output		
V <sub>CC</sub>	16	-	Positive supply		

(1) I = input, O = output



# 4 Specifications

# 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	Voltage range applied to any output in t	oltage range applied to any output in the high-impedance or power-off state		7	V
Vo	Output voltage range	Output voltage range		0.5	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	(V <sub>1</sub> < 0)		-20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	(V <sub>O</sub> < 0)		±50	mA
Io	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GNE	Continuous current through V <sub>CC</sub> or GND		±50	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 4.2 ESD Ratings

			VALUE	UNIT
V	D) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>1</sup>	±2000	V
V (ES	(D) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>2</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 4.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		
\/	High level input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V
ı		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7		
		V <sub>CC</sub> = 2 V		0.5	
\/	Low lovel input veltage	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3	
V <sub>I</sub>	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V		- 50	μA
	High level output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		- 2	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		- 6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		- 12	
		V <sub>CC</sub> = 2 V		50	
	Low level output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6	
		V <sub>CC</sub> = 4.5 V to 5.5 V		12	

Product Folder Links: SN74LV4040A

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 4.3 Recommended Operating Conditions (continued)

over recommended operating free-air temperature range (unless otherwise noted)(1)

	-		MIN MA	X UNIT
Δt/Δv Input transition rise/fall time	V <sub>CC</sub> = 2.3 V to 2.7 V	20	00	
	V <sub>CC</sub> = 3 V to 3.6 V	10	00 ns	
	V <sub>CC</sub> = 4.5 V to 5.5 V		20	
T <sub>A</sub>	Operating free-air temperature		-40 8	35 °C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 4.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	99.5	82	120	67	64	122.3	39	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

#### 4.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	SN74L\	/4040A	UNIT
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	UNII
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1		
<b>V</b>	I <sub>OH</sub> = −2 mA	2.3 V	2		V
V <sub>OH</sub>	I <sub>OH</sub> = -6 mA	3 V	2.48		]
	I <sub>OH</sub> = −12 mA	4.5 V	3.8		
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		0.1	
<b>V</b>	I <sub>OL</sub> = 2 mA	2.3 V		0.4	V
$V_{OL}$	I <sub>OL</sub> = 6 mA	3 V		0.44	_ v
	I <sub>OL</sub> = 12 mA	4.5 V		0.55	
lı	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±1	μA
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20	μA
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	0		5	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		1.9	pF

# 4.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V ± 0.2 V (unless otherwise noted)

<u> </u>	1 3	<u> </u>	T <sub>A</sub> = 25°C		SN74LV4	1040A	UNIT
			MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration	CLK high or low	7		7			
	CLR high	6.5		6.5		ns	
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	6.5		6.5		

Copyright © 2024 Texas Instruments Incorporated



## 4.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted)

			T <sub>A</sub> = 2	5℃	SN74LV4	UNIT	
			MIN	MAX	MIN	MAX	ONII
Dulas danation	CLK high or low	5		5			
I <sub>W</sub>	t <sub>w</sub> Pulse duration	CLR high	5		5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		

# 4.8 Timing Requirements, V<sub>CC</sub> = 5 V ± 0.5 V

timing requirements over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted)

				5℃	SN74LV4	040A	UNIT
			MIN	MAX	MIN	MAX	UNII
t Dules d	Pulse duration	CLK high or low	5		5		
'w	ruise duration	CLR high	5		5		ns
t <sub>su</sub>	Setup time	CLR inactive before CLK↓	5		5		

# 4.9 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CC}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	T,	չ = 25℃		SN74LV4	040A	UNIT	
PARAMETER	(INPUT)	TO (OUTPUT)	LUAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONT	
£			C <sub>L</sub> = 15 pF	50 <sup>1</sup>	115 <sup>1</sup>		40 <sup>1</sup>		NAL I-	
f <sub>max</sub>			C <sub>L</sub> = 50 pF	40	95		35		MHz	
t <sub>PLH</sub>	CLK	0	C = 15 pE		8.7 <sup>1</sup>	19.4 <sup>1</sup>	1 <sup>1</sup>	23 1		
t <sub>PHL</sub>	CLK	$Q_A$	C <sub>L</sub> = 15 pF		8.7 <sup>1</sup>	19.4 <sup>1</sup>	1 <sup>1</sup>	23 <sup>1</sup>		
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		9.3 <sup>1</sup>	19.9 <sup>1</sup>	1 <sup>1</sup>	24 1	ns	
t <sub>PLH</sub>	CLK	0	C = 50 %F		10.5	24.1	1	28		
t <sub>PHL</sub>	CLK	$Q_A$	C <sub>L</sub> = 50 pF		10.5	24.1	1	28		
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		11.7	24.5	1	28	ns	
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	C <sub>L</sub> = 50 pF		1.7	5.9		7		

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 4.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T	չ = 25℃		SN74LV4	040A	UNIT	
PARAMETER	(INPUT)	10 (001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	OMI	
f			C <sub>L</sub> = 15 pF	75 <sup>1</sup>	160 <sup>1</sup>		75		MHz	
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	130		50		IVIHZ	
t <sub>PLH</sub>	CLK	$Q_A$	C <sub>L</sub> = 15 pF		6.1 <sup>1</sup>	11.9 <sup>1</sup>	1	14	ns	
t <sub>PHL</sub>	CLK	Q <sub>A</sub>	CL = 13 pr		6.1 <sup>1</sup>	11.9 <sup>1</sup>	1	14	ns	
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		7.1 <sup>1</sup>	12.8 <sup>1</sup>	1	15	ns	
t <sub>PLH</sub>	CLK	0	C <sub>L</sub> = 50 pF		7.5	15.4	1	17.5	ns	
t <sub>PHL</sub>	CLK Q <sub>A</sub>		GL = 30 pr		7.5	15.4	1	17.5	ns	
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		9	16.3	1	18.5	ns	

Product Folder Links: SN74LV4040A

# 4.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V (continued)

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER		FROM	TO (OUTPUT)	LOAD	T	. = 25℃		SN74LV4	1040A	UNIT
	PARAMETER	(INPUT)	10 (001701)	CAPACITANCE		TYP	MAX	MIN	MAX	ONII
	$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	C <sub>L</sub> = 50 pF		1.2	4.4		5	ns

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 4.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	LOAD CAPACITANCE	Т,	չ = 25°C		SN74LV4	040A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	MIN	MAX	ONII	
f			C <sub>L</sub> = 15 pF	150 <sup>1</sup>	235 <sup>1</sup>		125		MIL	
f <sub>max</sub>			C <sub>L</sub> = 50 pF	95	185		80		MHz	
t <sub>PLH</sub>	CLK	0	C <sub>1</sub> = 15 pF		4.2 <sup>1</sup>	7.3 1	1	8.5	ns	
t <sub>PHL</sub>	CLK	$Q_A$	CL = 15 pr		4.2 <sup>1</sup>	7.3 1	1	8.5	ns	
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		5.3 <sup>1</sup>	8.6 <sup>1</sup>	1	10	ns	
t <sub>PLH</sub>	CLK	0	C = 50 pF		5.3	9.3	1	10.5	ns	
t <sub>PHL</sub>	CLK	$Q_A$	$C_L = 50 \text{ pF}$		5.3	9.3	1	10.5	ns	
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 50 pF		6.8	10.6	1	12	ns	
$\Delta t_{pd}$	Q <sub>n</sub>	Q <sub>n+1</sub>	C <sub>L</sub> = 50 pF		0.8	3.1		3.5	ns	

<sup>(1)</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

### 4.12 Noise Characteristics

 $V_{CC} = 3.3 \text{ V. } C_1 = 50 \text{ pF. } T_A = 25^{\circ}\text{C}$ 

<u> </u>	7.6 V, OL 60 P1, 1A 20 G				
	PARAMETER <sup>(1)</sup>	SN74	UNIT		
	FARAINE I ER	MIN	TYP	MAX	UNII
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		- 0.5	- 0.8	V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

<sup>(1)</sup> Characteristics for surface-mount packages only.

## 4.13 Operating Characteristics


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST C	Vcc	TYP	UNIT	
_	Power dissipation capacitance	C = 50 pE	f = 10 MHz	3.3 V	11.9	pF
Opd	rower dissipation capacitance	$C_L = 50 \text{ pF},$	I – IU WINZ	5 V	13.1	рг

Product Folder Links: SN74LV4040A



## **5 Parameter Measurement Information**



- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns, and  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

# **6 Detailed Description**

### 6.1 Overview

The 'LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally. A high level at the clear (CLR) input asynchronously clears the counter and resets all outputs low. The count is advanced on a high-to-low transition at the clock (CLK) input. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

## 6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic)

## 6.3 Device Functional Modes

Table 6-1. Function Table (Each Buffer)

INP	UTS	FUNCTION
CLK	CLR	FUNCTION
1	L	No change
<b>\</b>	L	Advance to next stage
Х	Н	All outputs L

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple  $V_{CC}$  pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 7.2 Layout

### 7.2.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

Product Folder Links: SN74LV4040A

# 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74LV4040A	Click here	Click here	Click here	Click here	Click here

## 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision J (July 2023) to Revision K (September 2024)	Page
•	Added body size to Package Information table	1
•	Updated Pin Functions table	3
•	Added Application and Implementation section	10

Copyright © 2024 Texas Instruments Incorporated



## Changes from Revision I (May 2005) to Revision J (July 2023)

Page

- Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ..........1
- Updated thermal values for R0JA: D = 73 to 99.5, PW = 108 to 122.3, all values in °C/W ......5

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback Product Folder Links: SN74LV4040A www.ti.com 22-Aug-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4040AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV4040A	
SN74LV4040ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4040A	Samples
SN74LV4040AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4040AN	Samples
SN74LV4040ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4040A	Samples
SN74LV4040APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW040A	
SN74LV4040APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples
SN74LV4040APWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW040A	
SN74LV4040ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW040A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 22-Aug-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV4040A:

Enhanced Product : SN74LV4040A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DGV (R-PDSO-G\*\*)

## **24 PINS SHOWN**

## **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated