

125W STEREO / 250W MONO PurePath™ HD DIGITAL-INPUT POWER STAGE

Check for Samples: TAS5612

FEATURES

- PurePath™ HD Enabled Integrated Feedback Provides:
 - Signal Bandwidth up to 80kHz for High Frequency Content From HD Sources
 - Ultralow 0.03% THD at 1W into 4Ω
 - Ultralow 0.01% THD at 1W into 8Ω
 - Flat THD at all Frequencies for Natural Sound
 - 80dB PSRR (BTL, No Input Signal)
 - >100dB (A weighted) SNR
 - Click and Pop Free Startup
- Pin compatible with TAS5631, TAS5616 and TAS5614
- Multiple Configurations Possible on the Same PCB With Stuffing Options:
 - Mono Parallel Bridge Tied Load (PBTL)
 - Stereo Bridge Tied Load (BTL)
 - 2.1 Single Ended Stereo Pair and Bridge Tied Load Subwoofer
- Total Output Power at 10%THD+N
 - 250W in Mono PBTL Configuration
 - 125W per Channel in Stereo BTL Configuration
- Total Output Power in BTL configuration at 1%THD+N
 - 130W Stereo into 3Ω
 - 105W Stereo into 4Ω
 - 70W Stereo into 6Ω
 - 55W Stereo into 8Ω
- >90% Efficient Power Stage With 60-mΩ Output MOSFETs
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short-Circuit Protection) With Error Reporting
- EMI Compliant When Used With Recommended System Design
- Two Thermally Enhanced Package Options:
 - PHD (64-Pin QFP)
 - DKD (44-Pin PSOP3)

APPLICATIONS

- Home Theater Systems
- AV Receivers
- DVD/Blu-ray[™] Disc Receivers
- Mini Combo Systems
- Active Speakers and Subwoofers


DESCRIPTION

The TAS5612 is a high performance analog input Class D amplifier with integrated closed loop feedback technology (known as PurePathTM HD) with the ability to drive up to 125W ⁽¹⁾ Stereo into 4 to 8 Ω Speakers from a single 32.5V supply.

PurePath[™] HD technology enables traditional AB-Amplifier performance (<0.03% THD) levels while providing the power efficiency of traditional class D amplifiers.

Unlike traditional Class D amplifiers, the distortion curve only increases once the output levels move into clipping.

PurePath[™] HD technology enables lower idle losses making the device even more efficient.



(1) Achievable output power levels are dependent on the thermal configuration of the target application. A high performance thermal interface material between the package exposed heatslug and the heat sink should be used to achieve high output power levels.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath, Power PAD are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


DEVICE INFORMATION

Terminal Assignment

Both package types contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.



PIN ONE LOCATION PHD PACKAGE





MODE SELECTION PINS

M	MODE PINS		PWM INPUT ⁽¹⁾ OUTPUT		DESCRIPTION				
М3	M2	M1	PWWI INPUT	CONFIGURATION	DESCRIPTION				
0	0	0	2N	2 × BTL	AD mode	AD mode			
0	0	1	_	_	Reserved				
0	1	0	2N	2 × BTL	BD mode				
0	1	1	1N	1 x BTL +2 xSE	AD mode				
1	0	0	1N	4 × SE	AD mode				
					INPUT_C ⁽²⁾	INPUT_D ⁽²⁾			
1	0	1	2N 1N	1 × PBTL	0	0	AD mode		
					1	0	BD mode		
1	1	0			Decembed				
1	1	1		Reserved					

- (1) The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
- (2) INPUT_C and D are used to select between a subset of AD and BD mode operations in PBTL mode

PACKAGE HEAT DISSIPATION RATINGS(1)

PARAMETER	TAS5612PHD	TAS5612DKD
R ₀ JC (°C/W) – 2 BTL or 4 SE channels	3.2	2.1
R _{0JC} (°C/W) – 1 BTL or 2 SE channel(s)	5.4	3.5
R _{0JC} (°C/W) – 1 SE channel	7.9	5.1
Pad Area (2)	64mm ²	80mm ²

- (1) J_C is junction-to-case, C_H is case-to-heat sink
- (2) R_{θCH} is an important consideration. Assume a 2-mil thickness of thermal grease with a thermal conductivity of 2.5 W/mK between the pad area and the heat sink and both channels active. The R_{θCH} with this condition is 1.1°C/W for the PHD package and 0.44°C/W for the DKD package.

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	DESCRIPTION
0°C-70°C	TAS5612PHD	64 pin HTQFP
0°C-70°C	TAS5612DKD	44 pin PSOP3

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

	TAS5612		UNIT
VDD to GND		-0.3 to 13.2	V
GVDD to GND		-0.3 to 13.2	V
PVDD_X to GND_X ⁽²⁾	-0.3 to 53	V	
OUT_X to GND_X ⁽²⁾		-0.3 to 53	V
BST_X to GND_X ⁽²⁾	-0.3 to 66.2	V	
BST_X to GVDD_X ⁽²⁾		-0.3 to 53	V
VREG to GND		-0.3 to 4.2	V
GND_X to GND		-0.3 to 0.3	V
GND to AGND		-0.3 to 0.3	V
OC_ADJ, M1, M2, M3, OSC_IO+, OS to GND	SC_IO-, FREQ_ADJ, VI_CM, C_STARTUP, PSU_REF	-0.3 to 4.2	V
NPUT_X		-0.3 to 7	V
RESET, SD, OTW1, OTW2, CLIP, R	EADY to GND	-0.3 to 7	V
Maximum continuous sink current (S	D, OTW1, OTW2, CLIP, READY)	9	mA
Maximum operating junction tempera	ture range, T _J	0 to 150	°C
Storage temperature, T _{stg}		-40 to 150	°C
	Human body model (3) (all pins)	±2	kV
Electrostatic discharge	Charged device model ⁽³⁾ (all pins)	±500	V

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD_x	Half-bridge supply	DC supply voltage	16	32.5	34.1	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	V
R _L (BTL)			3.5	4		
R _L (SE)	Load impedance	Output filter according to schematics in the application information section.	1.8	2		Ω
R _L (PBTL)		the application information section.	1.6	2		
R _L (BTL)	Load Impedance	Output filter according to schematics in the application information section. (R _{OC} = 22kΩ, add Schottky diodes from OUT_X to GND_X)	2.8	3		Ω
L _{OUTPUT} (BTL)			7	10		
L _{OUTPUT} (SE)	Output filter inductance	Minimum output inductance at I _{OC}	7	15		μН
L _{OUTPUT} (PBTL)			7	10		
F _{PWM}	PWM frame rate		352	384	500	kHz
C _{PVDD}	PVDD close decoupling capacitors			2.0		μF
R _{OC}	Over-current programming resistor	Resistor tolerance = 5%	22	30		kΩ
R _{OC_LACTHED}	Over-current programming resistor	Resistor tolerance = 5%	47	64		kΩ
T_J	Junction temperature		0		150	°C

Submit Documentation Feedback

Copyright © 2009-2010, Texas Instruments Incorporated

These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

Failure to follow good anti-static ESD handling during manufacture and rework will contribute to device malfunction. Make sure the operators handling the device are adequately grounded through the use of ground straps or alternative ESD protection.




PIN FUNCTIONS

	PIN		F (1)) DECORPTION		
NAME PHD NO. DKD NO.		DKD NO.	Function ⁽¹⁾	DESCRIPTION		
AGND	8	10	Р	Analog ground		
BST_A	54	43	Р	HS bootstrap supply (BST), external 0.033μF capacitor to OUT_A required.		
BST_B	41	34	Р	HS bootstrap supply (BST), external 0.033μF capacitor to OUT_B required.		
BST_C	40	33	Р	HS bootstrap supply (BST), external 0.033μF capacitor to OUT_C required.		
BST_D	27	24	Р	HS bootstrap supply (BST), external 0.033μF capacitor to OUT_D required.		
CLIP	18	_	0	Clipping warning; open drain; active low		
C_STARTUP	3	5	0	Startup ramp requires a charging capacitor of 4.7nF to GND		
TEST	12	14	I	Connect to VREG node		
GND	7, 23, 24, 57, 58	9	Р	Ground		
GND_A	48, 49	38	Р	Power ground for half-bridge A		
GND_B	46, 47	37	Р	Power ground for half-bridge B		
GND_C	34, 35	30	Р	Power ground for half-bridge C		
GND_D	32, 33	29	Р	Power ground for half-bridge D		
GVDD_A	55	_	Р	Gate drive voltage supply requires 0.1µF capacitor to GND		
GVDD_B	56	_	Р	Gate drive voltage supply requires 0.1μF capacitor to GND		
GVDD_C	25	_	Р	Gate drive voltage supply requires 0.1µF capacitor to GND		
GVDD_D	26	_	P	Gate drive voltage supply requires 0.1µF capacitor to GND		
GVDD_AB	_	44	P	Gate drive voltage supply requires 0.22μF capacitor to GND		
GVDD_CD	_	23	P	Gate drive voltage supply requires 0.22µF capacitor to GND		
INPUT_A	4	6	<u>·</u>	Input signal for half bridge A		
INPUT B	5	7		Input signal for half bridge B		
INPUT_C	10	12	l I	Input signal for half bridge C		
INPUT_D	11	13	i I	Input signal for half bridge D		
M1	20	20	<u>·</u> 	Mode selection		
M2	21	21	i I	Mode selection		
M3	22	22	<u>·</u> 	Mode selection		
NC	59–62	_		No connect, pins may be grounded.		
NC	13, 14	15, 16		No connect, pins may be grounded.		
OC_ADJ	1	3	0	Analog overcurrent programming pin requires resistor to ground.		
OTW OTW		18	0	Overtemperature warning signal, open drain, active low.		
OTW1	16	_	0	Overtemperature warning signal, open drain, active low.		
OTW2	17	_	0	Overtemperature warning signal, open drain, active low.		
OUT_A	52, 53	39, 40	0	Output, half bridge A		
OUT_B	44, 45	36	0	Output, half bridge B		
OUT_C	36, 37	31	0	Output, half bridge C		
OUT_D	28, 29	27, 28	0	Output, half bridge D		
PSU_REF	63	1	P	PSU Reference requires close decoupling of 4.7μF to GND		
PVDD_A	50, 51	41, 42	Р	Power supply input for half bridge A requires close decoupling of 2uF capacitor GND_A		
PVDD_B	42, 43	35	Р	Power supply input for half bridge A requires close decoupling of 2ur capacitor GND_A Power supply input for half bridge B requires close decoupling of 2ur capacitor GND_B		
PVDD_B PVDD_C	38, 39	32	Р	Power supply input for half bridge C requires close decoupling of 2uF capacitor GND_C Power supply input for half bridge C requires close decoupling of 2uF capacitor GND_C		
PVDD_C PVDD_D		25, 26	<u>Р</u>	Power supply input for half bridge C requires close decoupling of 2uF capacitor GND_C Power supply input for half bridge D requires close decoupling of 2uF capacitor GND_D		
READY	30, 31 19	19	0	Normal operation; open drain; active high		
RESET	2		ı			
SD		17	0	Device reset Input; active low		
VDD	15	2	P	Shutdown signal, open drain, active low Power supply for digital voltage regulator requires a 47µF capacitor in parallel with a		
√ ∪ ∪	04			0.1μF capacitor to GND for decoupling.		
VI_CM	6	8	0	Analog comparator reference node requires close decoupling of 4.7µF to GND		
VREG	9	11	Р	Digital regulator supply filter pin requires 0.1µF capacitor to GND		

⁽¹⁾ I = Input, O = Output, P = Power




TYPICAL SYSTEM BLOCK DIAGRAM



(1) Logic AND is inside or outside the micro controller.



FUNCTIONAL BLOCK DIAGRAM





AUDIO CHARACTERISTICS (BTL)

Audio performance is recorded as a chipset consisting of a TAS5518 PWM Processor (modulation index limited to 97.7%) and a TAS5612 power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 32.5V, GVDD_X = 12V, $R_L = 4\Omega$, $f_S = 384$ kHz, $R_{OC} = 30k\Omega$, $T_C = 75^{\circ}C$, Output Filter: $L_{DEM} = 7\mu H$, $C_{DEM} = 680nF$, MODE = 000, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 3\Omega$, 10% THD+N (ROC=22k Ω , add Schottky diodes from OUT_X to GND_X)	165		
Б	Davies autout non abancal	$R_L = 4\Omega$, 10% THD+N	125		w
Po	Power output per channel	R_L = 3Ω, 1% THD+N (ROC=22kΩ, add Schottky diodes from OUT_X to GND_X) 130			VV
		$R_L = 4\Omega$, 1% THD+N	105		
TUD. N	Total harmonic distortion + noise	1 W, $R_L = 4\Omega$	0.03%		
THD+N	Total narmonic distortion + noise	1 W, $R_L = 8\Omega$	0.01%		
V _n	Output integrated noise	A-weighted, TAS5518 Modulator	114		μV
V _{os}	Output offset voltage	No signal	20	30	mV
SNR	Signal-to-noise ratio ⁽¹⁾	A-weighted, TAS5518 Modulator	103		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103		dB
P _{idle}	Power dissipation due to Idle losses (I _{PVDD_X})	P _O = 0, 4 channels switching ⁽²⁾	2		W

⁽¹⁾ SNR is calculated relative to 1% THD-N output level.

⁽²⁾ Actual system idle losses also are affected by core losses of output inductors.



AUDIO CHARACTERISTICS (PBTL)

Audio performance is recorded as a chipset consisting of a TAS5518 PWM Processor (modulation index limited to 97.7%) and a TAS5612 power stage. PCB and system configurations are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 32.5V, GVDD_X = 12V, $R_L = 2\Omega$, $f_S = 384$ kHz, $R_{OC} = 30$ k Ω , $T_C = 75$ °C, Output Filter: $L_{DEM} = 7\mu$ H, $C_{DEM} = 1\mu$ F, MODE = 101-00, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
		R _L = 2Ω, 10%, THD+N	250	
		$R_L = 3\Omega$, 10% THD+N	165	
6	Device output non abound	$R_L = 4\Omega$, 10% THD+N	125	10/
Po	Power output per channel	$R_L = 2\Omega$, 1% THD+N	210	W
		$R_L = 3\Omega$, 1% THD+N	135	
		$R_L = 4\Omega$, 1% THD+N	105	
THD+N	Total harmonic distortion + noise	1 W	0.03%	
V _n	Output integrated noise	A-weighted, TAS5518 Modulator	120	μV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted, TAS5518 Modulator	103	dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103	dB
P _{idle}	Power dissipation due to idle losses (I _{PVDD_X})	P _O = 0, 4 channels switching ⁽²⁾	1.7	W

⁽¹⁾ SNR is calculated relative to 1% THD-N output level.

ELECTRICAL CHARACTERISTICS

 $PVDD_X = 32.5V, \ GVDD_X = 12V, \ VDD = 12V, \ T_C \ (Case \ temperature) = 75^{\circ}C, \ f_S = 384kHz, \ unless \ otherwise \ specified.$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
INTERNAL \	OLTAGE REGULATOR AND CURRENT CONSU	JMPTION	Ÿ				
VREG	Voltage regulator, only used as reference node, VREG	VDD = 12V	3	3.3	3.6	V	
VI_CM	Analog comparator reference node, VI_CM		1.5	1.75	1.9	V	
	VDD cumply current	Operating, 50% duty cycle		20		A	
I_{VDD}	VDD supply current	Idle, reset mode	3 3 3 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5 1.5	20		mA	
	Coto oupply ourrent nor half bridge	50% duty cycle	3 3 1.5 1.	10		mA	
I _{GVDD_x}	Gate-supply current per half-bridge	Reset mode		1.5			
I _{PVDD_x}	Half-bridge idle current	50% duty cycle without output filter or load		15		mA	
. ,,,,,	· ·	Reset mode, No switching		540		μΑ	
OUTPUT-ST	AGE MOSFETs						
	Drain-to-source resistance, low side (LS)	T _J = 25°C, excludes metallization		60	100	mΩ	
R _{DS(on)}	Drain-to-source resistance, high side (HS)	resistance, GVDD = 12V		60	100	mΩ	

Product Folder Link(s): TAS5612

⁽²⁾ Actual system idle losses are affected by core losses of output inductors.



ELECTRICAL CHARACTERISTICS (continued)


 $PVDD_X = 32.5V, \ GVDD_X = 12V, \ VDD = 12V, \ T_C \ (Case \ temperature) = 75^{\circ}C, \ f_S = 384kHz, \ unless \ otherwise \ specified.$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I/O PROTECTI	ON					
$V_{uvp,G}$	Undervoltage protection limit, GVDD_x			10		V
V _{uvp,hyst} (1)				0.6		V
OTW1 ⁽¹⁾	Overtemperature warning 1		95	100	105	°C
OTW2 ⁽¹⁾	Overtemperature warning 2		115	125	135	°C
OTW _{hyst} ⁽¹⁾	Temperature drop needed below OTW temperature for OTW to be inactive after OTW event.			25		°C
OTE ⁽¹⁾	Overtemperature error		145	10 0.6 95 100 105 115 125 135 25 145 155 165 30 25 2.6 12.6 16.3 150 3 1.9 0.8 100 20 26 33 3 3.3 3.6 4.5 5 200 500	°C	
OIL	OTE-OTW differential			30		°C
OTE _{HYST} (1)	A reset needs to occur for $\overline{\text{SD}}$ to be released following an OTE event			25		°C
OLPC	Overload protection counter	f _{PWM} = 384kHz		2.6		ms
laa		Resistor – programmable, nominal peak current in 1Ω load, $R_{OCP}=30k\Omega$	12.6			
	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1Ω load, R_{OCP} = $22k\Omega$ (With Schottky diodes from OUT_X to GND_X)	16.3			А
loc		Resistor – programmable, nominal peak current in 1Ω load, $R_{OCP}=64k\Omega$				
	Overcurrent limit protection, latched	Resistor – programmable, nominal peak current in 1Ω load, R_{OCP} = $47k\Omega$ (With Schottky diodes from OUT_X to GND_X)			A	
I _{OCT}	Overcurrent response time	Time from application of short condition to Hi-Z of affected half bridge		150		ns
I _{PD}	Internal pulldown resistor at output of each half bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.		3		mA
STATIC DIGIT	AL SPECIFICATIONS					
V _{IH}	High level input voltage	INDIT V M1 M2 M2 DESET	1.9			V
V_{IL}	Low level input voltage	INPUT_X, M1, M2, M3, RESET			0.8	V
I _{lkg}	Input leakage current				100	μΑ
OTW/SHUTDO	DWN (SD)					
R _{INT_PU}	Internal pullup resistance, OTW1 to VREG, OTW2 to VREG, SD to VREG		20	26	33	kΩ
V	High lovel output voltage	Internal pullup resistor	3	3.3	3.6	V
V _{OH}	High level output voltage	External pullup of 4.7kΩ to 5V	4.5		5	V
V _{OL}	Low level output voltage	I _O = 4mA		200	500	mV
FANOUT	Device fanout OTW1, OTW2, SD, CLIP, READY	No external pullup		30		devices

⁽¹⁾ Specified by design.



TYPICAL CHARACTERISTICS, BTL CONFIGURATION








Figure 2.





Figure 4.



TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)



OUTPUT POWER vs CASE TEMPERATURE





Figure 5.





VS FREQUENCY

Figure 6.

TOTAL HARMONIC DISTORTION+NOISE




Figure 7.


Figure 8.


 $\mathbf{2}\,\Omega$

 $\mathbf{3}\,\Omega$



TYPICAL CHARACTERISTICS, PBTL CONFIGURATION







APPLICATION INFORMATION

PCB MATERIAL RECOMMENDATION

FR-4 Glass Epoxy material with 2oz. (70µm) is recommended for use with the TAS5612. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.

PVDD CAPACITOR RECOMMENDATION

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, $1000\mu F$, 50V support more applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

DECOUPLING CAPACITOR RECOMMENDATION

To design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the $0.1\mu F$ that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50V is required for use with a 32.5v power supply.

SYSTEM DESIGN RECOMMENDATIONS

The following schematics and PCB layouts illustrate best practices in the use of the TAS5612.






Figure 12. Typical Differential (2N) BTL Application With BD Modulation Filters






Figure 13. Typical (2N) PBTL Application With BD Modulation Filters






Figure 14. Typical Differential Input BTL Application with BD Modulation Filters DKD Package



THEORY OF OPERATION

POWER SUPPLIES

To facilitate system design, the TAS5612 needs only a 12V supply in addition to the (typical) 32.5V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

To provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply (GVDD_X), bootstrap pins (BST_X), and power-stage supply pins (PVDD_X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12 V source, it is highly recommended to separate GVDD_A, GVDD_B, GVDD_C, GVDD_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300kHz to 4000kHz, it is recommended to use 33nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X pin is decoupled with a $2\mu F$ ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5612 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The 12V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 32.5V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5612 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the Recommended Operating Conditions table of this data sheet).

SYSTEM POWER-UP/POWER-DOWN SEQUENCE

Powering Up

The TAS5612 does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the <u>Electrical Characteristics</u> table of this data sheet). Although not specifically required, it is recommended to hold RESET in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

Powering Down

The TAS5612 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.



ERROR REPORTING

The \overline{SD} , \overline{OTW} , $\overline{OTW1}$ and $\overline{OTW2}$ pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the \overline{SD} pin going low. Likewise, \overline{OTW} and $\overline{OTW2}$ goes low when the device junction temperature exceeds 125°C and $\overline{OTW1}$ goes low when the junction temperature exceeds 100°C (see the following table).

SD	OTW1	OTW2,	DESCRIPTION
0	0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	0	1	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 100°C (overtemperature warning)
0	1	1	Overload (OLP) or undervoltage (UVP)
1	0	0	Junction temperature higher than 125°C (overtemperature warning)
1	0	1	Junction temperature higher than 100°C (overtemperature warning)
1	1	1	Junction temperature lower than 100°C and no OLP or UVP faults (normal operation)

Note that asserting RESET low forces the SD signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system micro controller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3V is provided on both \overline{SD} and \overline{OTW} outputs. Level compliance for 5V logic can be obtained by adding external pullup resistors to 5V (see the Electrical Characteristics table of this data sheet for further specifications).

DEVICE PROTECTION SYSTEM

The TAS5612 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5612 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the SD pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

The device will function on errors, as shown in the following table.

BTL Mo	de	PBTL Me	ode	SE Mode		
Local Error In	Turns Off	Local Error In	Turns Off	Local Error In	Turns Off	
Α	A+B	Α	A+B+C+D	Α	A+B	
В		В		В		
С	C+D	С		С	C+D	
D		D		D		

Bootstrap UVP does not shutdown according to the table, it shuts down the respective halfbridge.

PIN-TO-PIN SHORT CIRCUIT PROTECTION (PPSC)

The PPSC detection system protects the device from permanent damage if a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison, the OC protection system detects an over current after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup i.e. when VDD is supplied, consequently a short to either GND_X or PVDD_X after system startup will not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half bridges are kept in a Hi-Z state until the short is removed, the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT_X to GND_X, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is

Copyright © 2009–2010, Texas Instruments Incorporated



<15 ms/ μ F. While the PPSC detection is in progress, \overline{SD} is kept low, and the device \underline{will} not react to changes applied to the RESET pins. If no shorts are present the PPSC detection passes, and \overline{SD} is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system it is recommended not to insert resistive load to GND_X or PVDD_X.

OVERTEMPERATURE PROTECTION

The two different package options has individual over temperature protection schemes.

PHD Package

The TAS5612 PHD package option has a three-level temperature-protection system that asserts an active-low warning signal (OTW1) when the device junction temperature exceeds 100°C (typical), (OTW2) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

DKD Package

The TAS5612 DKD package option has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR)

The UVP and POR circuits of the TAS5612 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach stated in the Electrical Characteristics table. Although GVDD_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and SD being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

DEVICE RESET

When RESET is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high impedance state when asserting the reset input low. Asserting reset input low removes any fault information to be signaled on the \overline{SD} output, i.e., SD is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of \overline{SD} .

SYSTEM DESIGN CONSIDERATION

A rising-edge transition on reset input allows the device to execute the startup sequence and starts switching.

Apply only audio when the state of READY is high that will start and stop the amplifier without having audible artifacts that is heard in the output transducers. If an overcurrent protection event is introduced the READY signal goes low, hence, filtering is needed if the signal is intended for audio muting in non micro controller systems.

The CLIP signal is indicating that the output is approaching clipping. The signal can be used to either an audio volume decrease or intelligent power supply controlling a low and a high rail.

The device is inverting the audio signal from input to output.

The VREG pin is not recommended to be used as a voltage source for external circuitry.

0 Submit Documentation Feedback


Copyright © 2009–2010, Texas Instruments Incorporated



PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit contains high fast switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing the audio input should be kept short and together with the accompanied audio source ground. A local ground area underneath the device is important to keep solid to minimize ground bounce.

Netlist for this printed circuit board is generated from the schematic in Figure 12.



Note T1: PVDD decoupling bulk capacitors C60-C64 should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.


Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.

Note T3: Heat sink needs to have a good connection to PCB ground.

Note T4: Output filter capacitors must be linear in the applied voltage range preferable metal film types.

Figure 15. Printed Circuit Board - Top Layer





Note B1: It is important to have a direct low impedance return path for high current back to the power supply. Keep impedance low from top to bottom side of PCB through a lot of ground vias.

Note B2: Bootstrap low impedance X7R ceramic capacitors placed on bottom side providing a short low inductance current loop.

Note B3: Return currents from bulk capacitors and output filter capacitors.

Figure 16. Printed Circuit Board - Bottom Layer

REVISION HISTORY

Changes from Original (November 2009) to Revision A Added Features bullet - Ultralow 0.01% THD at 1W into 8Ω						
Added Features bullet - Ultralow 0.01% THD at 1W into 8Ω	1					
• Changed Test Conditions of THD+N in the AUDIO CHARACTERISTICS (BTL) - 1 W, $R_L = 8\Omega$	8					
Changes from Revision A (January 2010) to Revision B	Page					
Deleted the Product Preview banner from the DKD PACKAGE	2					
Changed Pin 41 from BST_C To BST_B in the PHD PACKAGE	2					

www.ti.com 23-Oct-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5612PHD	LIFEBUY	HTQFP	PHD	64	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5612	
TAS5612PHDR	LIFEBUY	HTQFP	PHD	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5612	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5612PHDR	HTQFP	PHD	64	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Oct-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5612PHDR	HTQFP	PHD	64	1000	350.0	350.0	43.0



www.ti.com 5-Oct-2022

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TAS5612PHD	PHD	HTQFP	64	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45


14 x 14, 0.8 mm pitch

PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated