10

2

4

CONTROL

RESIN

СТ 🛛 з

GND

PW PACKAGE (TOP VIEW)

SGLS208A - OCTOBER 2003 - REVISED MAY 2008

8 🛿 V<sub>DD</sub>

5

7 SENSE

6 RESET

RESET

- Qualified for Automotive Applications
- Power-On Reset Generator
- Automatic Reset Generation After Voltage Drop
- Precision Voltage Sensor
- Temperature-Compensated Voltage Reference
- Programmable Delay Time by External Capacitor
- Supply Voltage Range ... 2 V to 6 V
- Defined **RESET** Output from  $V_{DD} \ge 1 V$
- Power-Down Control Support for Static RAM With Battery Backup
- Maximum Supply Current of 16 μA
- Power Saving Totem-Pole Outputs

#### description

The TLC77xx family of micropower supply voltage supervisors provide reset control, primarily in microcomputer and microprocessor systems.

During power-on, RESET is asserted when V<sub>DD</sub> reaches 1 V. After minimum V<sub>DD</sub> ( $\geq$  2 V) is established, the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (V<sub>I(SENSE)</sub>) remains below the threshold voltage. An internal timer delays return of the output to the inactive state to ensure proper system reset. The delay time, t<sub>d</sub>, is determined by an external capacitor:

 $t_d = 2.1 \times 10^4 \times C_T$ 

Where

 $C_T$  is in farads  $t_d$  is in seconds

Except for the TLC7701, which can be customized with two external resistors, each supervisor has a fixed SENSE threshold voltage set by an internal voltage divider. When SENSE voltage drops below the threshold voltage, the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time,  $t_d$ , has expired.

In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control support for static RAM. When CONTROL is tied to GND, RESET will act as active high. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10), the memory circuit is automatically disabled during a power loss. (In this application the TLC77xx power has to be supplied by the battery.)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated



#### SGLS208A - OCTOBER 2003 - REVISED MAY 2008

T <sub>A</sub>	PACK	AGE <sup>§</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	TSSOP – PW	Tape and reel	TLC7701QPWRQ1	7701Q1								
–40°C to 125°C	TSSOP – PW	Tape and reel	TLC7705QPWRQ1	7705Q1								
	TSSOP – PW	Tape and reel	TLC7733QPWRQ1	7733Q1								

**ORDERING INFORMATION<sup>†‡</sup>** 

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

<sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


§ The PW package is only available left-end taped and reeled (indicated by the R suffix on the device type; e.g., TLC7701QPWREP).

FUNCTION TABLE

CONTROL	RESIN	V <sub>I(SENSE)</sub> >V <sub>IT+</sub>	RESET	RESET
L	L	False	Н	L
L	L	True	Н	L
L	Н	False	Н	L
L	Н	True	L§	H§
н	L	False	н	L
н	L	True	н	L
н	Н	False	н	L
Н	Н	True	Н	H§

 $\frac{1}{8}$  RESET and RESET states shown are valid for t > t<sub>d</sub>.


logic symbol<sup>¶</sup>



<sup>¶</sup> This symbol is in accordance with ANSI/IEEE Std 91–1984 and IEC Publication 617-12.



SGLS208A - OCTOBER 2003 - REVISED MAY 2008



functional block diagram

<sup>†</sup> Outputs are totem-pole configuration. External pullup or pulldown resistors are not required.


<sup>‡</sup> Nominal values:

	R1 (Typ)	R2 (Typ)
TLC7701	0	8
TLC7705	910 kΩ	290 kΩ
TLC7733	750 kΩ	450 kΩ



SGLS208A - OCTOBER 2003 - REVISED MAY 2008

#### timing diagram



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Input voltage range, CONTROL, RESIN, SENSE (see Note 1)	
Maximum low output current, I <sub>OL</sub>	10 mA
Maximum high output current, I <sub>OH</sub>	–10 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±10 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±10 mA
Continuous total power dissipation Se	ee Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TL77xxQ	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltage values are with respect to GND.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 85°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
PW	525 mW	4.2 mW/°C	273 mW	105 mW

#### recommended operating conditions at specified temperature range

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2	6	V
Input voltage, VI		0	$V_{DD}$	V
High-level input voltage at RESIN and CONTR	ROL <sup>‡</sup> , V <sub>IH</sub>	0.7×V <sub>DD</sub>		V
Low-level input voltage at RESIN and CONTR	OL <sup>‡</sup> , V <sub>IL</sub>		$0.2 \times V_{DD}$	V
High-level output current, I <sub>OH</sub>	N		-2	mA
Low-level output current, IOL	$V_{DD} \ge 2.7 V$		2	mA
Input transition rise and fall rate at $\overline{\text{RESIN}}$ and	CONTROL, $\Delta t / \Delta V$		100	ns/V
Operating free-air temperature range, $T_A$		-40	125	°C

 $^{\ddagger}$  To ensure a low supply current, V<sub>IL</sub> should be kept <0.3 V and V<sub>IH</sub> > V<sub>DD</sub> –0.3 V.



SGLS208A - OCTOBER 2003 - REVISED MAY 2008

# electrical characteristics over recommended operating conditions (see Note 2) (unless otherwise noted)

DADAMETED					1	FLC77xx			
	PARAMETI	ER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT		
				$V_{DD} = 2 V$	1.8				
		l <sub>OH</sub> = -20 μ/	4	V <sub>DD</sub> = 2.7 V	2.5				
V <sub>OH</sub>	/ <sub>OH</sub> High-level output voltage			V <sub>DD</sub> = 4.5 V	4.3			V	
		$I_{OH} = -2 \text{ mA}$	l l	V <sub>DD</sub> = 4.5 V	3.7				
				$V_{DD} = 2 V$			0.2		
		l <sub>OL</sub> = 20 μA		V <sub>DD</sub> = 2.7 V			0.2		
V <sub>OL</sub>	Low-level output voltage			V <sub>DD</sub> = 4.5 V			0.2	V	
		$I_{OL} = 2 \text{ mA}$		V <sub>DD</sub> = 4.5 V			0.5		
			TLC7701		1.04	1.1	1.16		
V <sub>IT</sub> _	Negative-going input thresh SENSE (see Note 3)	nold voltage, TLC7705 TLC7733		$V_{DD} = 2 V \text{ to } 6 V$	4.43	4.5	4.63	V	
				1	2.855	2.93	3.03		
		TLC7701 TLC7705				30			
V <sub>hys</sub>	Hysteresis voltage, SENSE			$V_{DD} = 2 V \text{ to } 6 V$		70		mV	
-			TLC7733	1		70			
V <sub>res</sub>	Power-up reset voltage <sup>‡</sup>			I <sub>OL</sub> = 20 μA			1	V	
		RESIN		$V_{I} = 0 V \text{ to } V_{DD}$			2		
		CONTROL		$V_{I} = V_{DD}$		7	15		
ł	Input current	SENSE		V <sub>1</sub> = 5 V		5	10	μA 10	
		SENSE, TLO	C7701 only	V <sub>1</sub> = 5 V			2		
I <sub>DD</sub>	Supply current			$\label{eq:RESIN} \begin{split} & RESIN = V_{DD},\\ & SENSE = V_{DD} \geq V_{IT}max + 0.2 \ V\\ & CONTROL = 0 \ V,  Outputs open \end{split}$		9	16	μA	
I <sub>DD(d)</sub>	I <sub>DD(d)</sub> Supply current during t <sub>d</sub>		$\label{eq:VDD} \begin{array}{ll} V_{DD} = 5 \ V, & V_{CT} = 0 \ , \\ \hline RESIN = V_{DD}, & SENSE = V_{DD}, \\ \hline CONTROL = 0 \ V, & Outputs \ open \end{array}$		120	150	μA		
CI	Input capacitance, SENSE			$V_I = 0 V$ to $V_{DD}$		50		pF	

<sup>†</sup> Typical values apply at  $T_A = 25^{\circ}C$ .

<sup>‡</sup> The lowest supply voltage at which RESET becomes active. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology. Rise time of V<sub>DD</sub>  $\ge$  15 µs/V.

NOTES: 2. All characteristics are measured with  $C_T = 0.1 \ \mu F$ .

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be connected near the supply terminals.



SGLS208A - OCTOBER 2003 - REVISED MAY 2008

# switching characteristics at $V_{DD}$ = 5 V, $R_L$ = 2 k $\Omega,\,C_L$ = 50 pF, $T_A$ = Full Range (unless otherwise noted)


		MEASUR	ED		Т	LC77xx	[		
	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT	
t <sub>d</sub>	Delay time	$V_{I(SENSE)} \ge V_{IT+}$	RESET and RESET	$\label{eq:result} \begin{split} & \overline{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}}, \\ & \text{CONTROL} = 0.2 \times \text{V}_{\text{DD}}, \\ & \text{C}_{\text{T}} = 100 \text{ nF}, \\ & \text{T}_{\text{A}} = \text{Full range}, \\ & \text{See timing diagram} \end{split}$	1.1	2.1	4.2	ms	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		DEAET				20		
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		RESET	$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$			5		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	SENSE	DEGET	$\overline{\text{RESIN}} = 0.7 \times \text{V}_{\text{DD}},$ $CONTROL = 0.2 \times \text{V}_{\text{DD}},$			5	μs	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		RESET	CT = NC <sup>†</sup>			20		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		DEOET	N 67 V		20			
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		RESET	$V_{IH} = 0.7 \times V_{DD},$ $V_{IL} = 0.2 \times V_{DD},$			60		
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	RESIN	DEOET	SENSE = $V_{IT+}$ max + 0.2 V, CONTROL = $0.2 \times V_{DD}$ ,			65	ns	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		RESET	CT = NC <sup>†</sup>			20	μs	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	CONTROL	RESET	$\begin{split} V_{IH} &= 0.7 \times V_{DD}, \\ V_{IL} &= 0.2 \times V_{DD}, \\ \text{SENSE} &= V_{IT+} \text{max} + 0.2 \text{ V}, \end{split}$			58	ns	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	CONTROL	RESET	$\frac{\text{SENSE} = V_{\text{IT}+}\text{max} + 0.2 \text{ v},}{\text{RESIN} = 0.7 \times V_{\text{DD}},}$ $\text{CT} = \text{NC}^{\dagger}$			58	ns	
	Low-level minimum pulse	SENSE		$V_{IH} = V_{IT+}max + 0.2 V,$ $V_{IL} = V_{IT-}min - 0.2 V,$	3				
	duration to switch RESET and RESET	RESIN	]	$\begin{split} V_{IL} &= 0.2 \times V_{DD}, \\ V_{IH} &= 0.7 \times V_{DD} \end{split}$	1			μs	
t <sub>r</sub>	Rise time		RESET	10% to 90%		8			
t <sub>f</sub>	Fall time	7	and RESET	90% to 10%	4			ns/V	

<sup>†</sup> NC = No capacitor, and includes up to 100-pF probe and jig capacitance.



SGLS208A - OCTOBER 2003 - REVISED MAY 2008

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. For switching characteristics, RL = 2 k $\Omega$ . B. CL = 50 pF includes jig and probe capacitance.

#### Figure 1. RESET AND RESET Output Configurations




Figure 2. Input Pulse Definition Waveforms



SGLS208A - OCTOBER 2003 - REVISED MAY 2008






Figure 5

15

20

3.5

vs

4.5

5.5

-40°C

–55°C


25

30

6.5



SGLS208A - OCTOBER 2003 - REVISED MAY 2008








Figure 8



SGLS208A - OCTOBER 2003 - REVISED MAY 2008




Figure 9. Reset Controller in a Microcomputer System




Figure 10. Data Retention During Power Down Using Static CMOS RAMs





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC7701QPWRQ1	ACTIVE	TSSOP	PW	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7701Q1	Samples
TLC7733QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7733Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### OTHER QUALIFIED VERSIONS OF TLC77-Q1 :

Catalog : TLC77

• Enhanced Product : TLC77-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

www.ti.com

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC7701QPWRQ1	TSSOP	PW	8	2500	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLC7733QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC7701QPWRQ1	TSSOP	PW	8	2500	356.0	356.0	35.0
TLC7733QPWRQ1	TSSOP	PW	8	2000	356.0	356.0	35.0

# **PW0008A**



# **PACKAGE OUTLINE**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



# PW0008A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0008A

# **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated