

TPS61088 10-A Fully-Integrated Synchronous Boost Converter

1 Features

- 2.7-V to 12-V input voltage range
- 4.5-V to 12.6-V output voltage range
- 10-A switch current
- Up to 91% efficiency at $V_{IN} = 3.3\text{ V}$, $V_{OUT} = 9\text{ V}$, and $I_{OUT} = 3\text{ A}$
- Mode selection between PFM mode and forced PWM mode at light load
- 1.0- μA current into the VIN pin during shutdown
- Resistor-programmable switch peak current limit
- Adjustable switching frequency: 200 kHz to 2.2 MHz
- Programmable soft start
- Output overvoltage protection at 13.2 V
- Cycle-by-cycle overcurrent protection
- Thermal shutdown
- 4.50-mm $\times$ 3.50-mm 20-pin VQFN package
- Create a custom design using the TPS61088 with the [WEBENCH Power Designer](#)

2 Applications

- [Portable POS terminal](#)
- [Bluetooth™ speaker](#)
- E-cigarette
- Thunderbolt interface
- [Quick charge power bank](#)

3 Description


The TPS61088 is a high-power density, fully-integrated synchronous boost converter with a 11-m Ω power switch and a 13-m Ω rectifier switch to provide a high efficiency and small size solution in portable systems. The TPS61088 has a wide input voltage range from 2.7 V to 12 V to support applications with single-cell or two-cell Lithium batteries. The device has 10-A switch current capability and is capable of providing an output voltage up to 12.6 V.

The TPS61088 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate to heavy load condition, the TPS61088 works in pulse width modulation (PWM) mode. In light load condition, the device has two operation modes selected by the MODE pin. One is the pulse frequency modulation (PFM) mode to improve the efficiency and another one is forced PWM mode to avoid application problems caused by low switching frequency. The switching frequency in PWM mode is adjustable, ranging from 200 kHz to 2.2 MHz by an external resistor. The TPS61088 also implements a programmable soft-start function and an adjustable switching peak current limit function. In addition, the device provides 13.2-V output overvoltage protection, cycle-by-cycle overcurrent protection, and thermal shutdown protection.

The TPS61088 is available in a 4.50-mm $\times$ 3.50-mm 20-pin VQFN package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61088	VQFN (20)	4.50 mm $\times$ 3.50 mm



Typical Application Circuit



Table of Contents

1 Features	1	8 Application and Implementation	14
2 Applications	1	8.1 Application Information.....	14
3 Description	1	8.2 Typical Application.....	14
4 Revision History	2	9 Power Supply Recommendations	22
5 Pin Configuration and Functions	3	10 Layout	23
6 Specifications	4	10.1 Layout Guidelines.....	23
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	23
6.2 ESD Ratings.....	4	10.3 Thermal Considerations.....	24
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	25
6.4 Thermal Information.....	4	11.1 Device Support.....	25
6.5 Electrical Characteristics.....	5	11.2 Receiving Notification of Documentation Updates..	25
6.6 Typical Characteristics.....	7	11.3 Support Resources.....	25
7 Detailed Description	9	11.4 Trademarks.....	25
7.1 Overview.....	9	11.5 Electrostatic Discharge Caution.....	25
7.2 Functional Block Diagram.....	10	11.6 Glossary.....	25
7.3 Feature Description.....	10	12 Mechanical, Packaging, and Orderable Information	26
7.4 Device Functional Modes.....	12		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2019) to Revision D (August 2021)	Page
• Updated the numbering format for tables, figures and cross-references throughout the document.	1
Changes from Revision B (September 2018) to Revision C (February 2019)	Page
• Corrected spelling of 'resister' to 'resistor' in the <i>Pin Functions</i> table.....	3
• Added caption to <i>Functional Block Diagram</i> as auto-number Figure 7-1	10
• Added cross-reference hyperlink in the <i>Enable and Startup</i> section pointing to C7 reference in Figure 8-1 ...	10
• Inserted missing cross-reference hyperlink in Section 8.2.2.4 section pointing to Figure 8-1 circuit in the <i>Typical Application</i> section.....	15

5 Pin Configuration and Functions




Figure 5-1. 20-Pin VQFN With Thermal Pad RHL Package (Top View)

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
VCC	1	O	Output of the internal regulator. A ceramic capacitor of more than 1.0 μ F is required between this pin and ground.
EN	2	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode.
FSW	3	I	The switching frequency is programmed by a resistor between this pin and the SW pin.
SW	4, 5, 6, 7	I	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.
BOOT	8	O	Power supply for high-side MOSFET gate driver. A ceramic capacitor of 0.1 μ F must be connected between this pin and the SW pin.
VIN	9	I	IC power supply input
SS	10	O	Soft-start programming pin. An external capacitor sets the ramp rate of the reference voltage of the internal error amplifier during soft start.
NC	11, 12	—	No connection inside the device. Connect these two pins to the ground plane on the PCB for good thermal dissipation.
MODE	13	I	Operation mode selection pin for the device in light load condition. When this pin is connected to ground, the device works in PWM mode. When this pin is left floating, the device works in PFM mode.
VOUT	14, 15, 16	O	Boost converter output
FB	17	I	Voltage feedback. Connect to the center tap of a resistor divider to program the output voltage.
COMP	18	O	Output of the internal error amplifier, the loop compensation network must be connected between this pin and the AGND pin.
ILIM	19	O	Adjustable switch peak current limit. An external resistor must be connected between this pin and the AGND pin.
AGND	20	—	Signal ground of the IC
PGND	21	—	Power ground of the IC. It is connected to the source of the low-side MOSFET.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	BOOT	–0.3	SW + 7	V
	VIN, SW, FSW, VOUT	–0.3	14.5	
	EN, VCC, SS, COMP, MODE	–0.3	7	
	ILIM, FB	–0.3	3.6	
T _J	Operating junction temperature	–40	150	°C
T _{stg}	Storage temperature	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.7		12	V
V _{OUT}	Output voltage range	4.5		12.6	V
L	Inductance, effective value	0.47	2.2	10	μH
C _I	Input capacitance, effective value	10			μF
C _O	Output capacitance, effective value	6.8	47	1000	μF
T _J	Operating junction temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS61088	TPS61088	UNIT
		RHL 20 PINS	RHL 20 PINS	
		Standard	EVM	
R _{θJA}	Junction-to-ambient thermal resistance	38.8	29.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	39.8	N/A	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.5	N/A	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.6	0.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	15.5	9.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.1	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Minimum and maximum values are at $V_{IN} = 2.7\text{ V}$ to 5.5 V and $T_J = -40^\circ\text{C}$ to 125°C . Typical values are at $V_{IN} = 3.6\text{ V}$ and $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{IN}	Input voltage range		2.7		12	V
V_{IN_UVLO}	Undervoltage lockout (UVLO) threshold	V_{IN} rising			2.7	V
		V_{IN} falling		2.4	2.5	V
V_{IN_HYS}	VIN UVLO hysteresis			200		mV
V_{CC_UVLO}	UVLO threshold	V_{CC} falling		2.1		V
I_Q	Operating quiescent current from the VIN pin	IC enabled, $V_{EN} = 2\text{ V}$, no load, $R_{ILIM} = 100\text{ k}\Omega$, $V_{FB} = 1.3\text{ V}$, $V_{OUT} = 12\text{ V}$, T_J up to 85°C		1	3	μA
	Operating quiescent current from the VOUT pin			110	250	μA
I_{SD}	Shutdown current into the VIN pin	IC disabled, $V_{EN} = 0\text{ V}$, no load, no feedback resistor divider connected to the VOUT pin, T_J up to 85°C		1	3	μA
V_{CC}	VCC regulation	$I_{VCC} = 5\text{ mA}$, $V_{IN} = 8\text{ V}$		5.8		V
EN AND MODE INPUT						
V_{ENH}	EN high threshold voltage	$V_{CC} = 6\text{ V}$			1.2	V
V_{ENL}	EN low threshold voltage	$V_{CC} = 6\text{ V}$	0.4			V
R_{EN}	EN internal pull-down resistance	$V_{CC} = 6\text{ V}$		800		$\text{k}\Omega$
V_{MODEH}	MODE high threshold voltage	$V_{CC} = 6\text{ V}$			4.0	V
V_{MODEL}	MODE low threshold voltage	$V_{CC} = 6\text{ V}$	1.5			V
R_{MODE}	MODE internal pull-up resistance	$V_{CC} = 6\text{ V}$		800		$\text{k}\Omega$
OUTPUT						
V_{OUT}	Output voltage range		4.5		12.6	V
V_{REF}	Reference voltage at the FB pin	PWM mode	1.186	1.204	1.222	V
		PFM mode		1.212		
I_{LKG_FB}	FB pin leakage current	$V_{FB} = 1.2\text{ V}$			100	nA
I_{SS}	Soft-start charging current			5		μA
ERROR AMPLIFIER						
I_{SINK}	COMP pin sink current	$V_{FB} = V_{REF} + 200\text{ mV}$, $V_{COMP} = 1.5\text{ V}$		20		μA
I_{SOURCE}	COMP pin source current	$V_{FB} = V_{REF} - 200\text{ mV}$, $V_{COMP} = 1.5\text{ V}$		20		μA
V_{CCLPH}	High clamp voltage at the COMP pin	$V_{FB} = 1\text{ V}$, $R_{ILIM} = 100\text{ k}\Omega$		2.3		V
V_{CCLPL}	Low clamp voltage at the COMP pin	$V_{FB} = 1.5\text{ V}$, $R_{ILIM} = 100\text{ k}\Omega$, MODE pin floating		1.4		
G_{EA}	Error amplifier transconductance	$V_{COMP} = 1.5\text{ V}$		190		$\mu\text{A/V}$
POWER SWITCH						
$R_{DS(on)}$	High-side MOSFET on-resistance	$V_{CC} = 6\text{ V}$		13	18	$\text{m}\Omega$
	Low-side MOSFET on-resistance	$V_{CC} = 6\text{ V}$		11	16.5	$\text{m}\Omega$
CURRENT LIMIT						
I_{LIM}	Peak switch current limit in PFM mode	$R_{ILIM} = 100\text{ k}\Omega$, $V_{CC} = 6\text{ V}$, MODE pin floating	10.6	11.9	13	A
	Peak switch current limit in FPWM mode	$R_{ILIM} = 100\text{ k}\Omega$, $V_{CC} = 6\text{ V}$, MODE pin short to ground	9.0	10.3	11.4	A
V_{ILIM}	Reference voltage at the ILIM pin			1.204		V
SWITCHING FREQUENCY						
f_{SW}	Switching frequency	$R_{FREQ} = 301\text{ k}\Omega$, $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 12\text{ V}$		500		kHz
t_{ON_min}	Minimum on-time	$R_{FREQ} = 301\text{ k}\Omega$, $V_{IN} = 3.6\text{ V}$, $V_{OUT} = 12\text{ V}$		90	180	ns
PROTECTION						

Minimum and maximum values are at $V_{IN} = 2.7\text{ V}$ to 5.5 V and $T_J = -40^\circ\text{C}$ to 125°C . Typical values are at $V_{IN} = 3.6\text{ V}$ and $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OVP}	Output overvoltage protection threshold	V_{OUT} rising	12.7	13.2	13.6	V
V_{OVP_HYS}	Output overvoltage protection hysteresis	V_{OUT} falling below V_{OVP}		0.25		V
THERMAL SHUTDOWN						
T_{SD}	Thermal shutdown threshold	T_J rising		150		$^\circ\text{C}$
T_{SD_HYS}	Thermal shutdown hysteresis	T_J falling below T_{SD}		20		$^\circ\text{C}$

6.6 Typical Characteristics




Figure 6-1. Efficiency vs Output Current, $V_{OUT} = 9$ V, FPWM




Figure 6-2. Efficiency vs Output Current, $V_{IN} = 3.6$ V, FPWM




Figure 6-3. Efficiency vs Output Current, $V_{OUT} = 9$ V, PFM




Figure 6-4. Efficiency vs Output Current, $V_{IN} = 3.6$ V, PFM




Figure 6-5. Current Limit vs Setting Resistance







Figure 6-6. Switching Frequency vs Setting Resistance

**Figure 6-7. Reference Voltage vs Temperature****Figure 6-8. Quiescent Current vs Temperature****Figure 6-9. Shutdown Current vs Temperature**

7 Detailed Description

7.1 Overview

The TPS61088 is a fully-integrated synchronous boost converter with a 11-m Ω power switch and a 13-m Ω rectifier switch to output high power from a single-cell or two-cell Lithium batteries. The device is capable of providing an output voltage of 12.6 V and delivering up to 30-W power from a single-cell Lithium battery.

The TPS61088 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate-to-heavy load condition, the TPS61088 works in the quasi-constant frequency pulse width modulation (PWM) mode. The switching frequency in PWM mode is adjustable ranging from 200 kHz to 2.2 MHz by an external resistor. In light load condition, the device has two operation modes selected by the MODE pin. When the MODE pin is left floating, the TPS61088 works in pulse frequency modulation (PFM) mode. The PFM mode brings high efficiency at the light load. When the MODE pin is short to ground, the TPS61088 works in forced PWM mode (FPWM). The FPWM mode can avoid the acoustic noise and other problems caused by the low switching frequency. The TPS61088 implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The switch peak current limit is programmable by an external resistor. The TPS61088 uses external loop compensation, which provides flexibility to use different inductors and output capacitors. The adaptive off-time peak current control scheme gives excellent transient line and load response with minimal output capacitance.

7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Enable and Start-up

The TPS61088 has an adjustable soft start function to prevent high inrush current during start-up. To minimize the inrush current during start-up, an external capacitor, connected to the SS pin and charged with a constant current, is used to slowly ramp up the internal positive input of the error amplifier. When the EN pin is pulled high, the soft-start capacitor C_{SS} (C7 in Figure 8-1) is charged with a constant current of 5 μ A typically. During this time, the SS pin voltage is compared with the internal reference (1.204 V), the lower one is fed into the internal positive input of the error amplifier. The output of the error amplifier (which determines the inductor peak current value) ramps up slowly as the SS pin voltage goes up. The soft-start phase is completed after the SS pin voltage exceeds the internal reference (1.204 V). The larger the capacitance at the SS pin, the slower the ramp of the output voltage and the longer the soft-start time. A 47-nF capacitor is usually sufficient for most applications. When the EN pin is pulled low, the voltage of the soft-start capacitor is discharged to ground.

Use Equation 1 to calculate the soft-start time.

$$t_{SS} = \frac{V_{REF} \times C_{SS}}{I_{SS}} \quad (1)$$

where

- t_{SS} is the soft start time
- V_{REF} is the internal reference voltage of 1.204 V
- C_{SS} is the capacitance between the SS pin and ground
- I_{SS} is the soft-start charging current of 5 μ A

7.3.2 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The TPS61088 has both VIN UVLO function and VCC UVLO function. It disables the device from switching when the falling voltage at the VIN pin trips the UVLO threshold V_{IN_UVLO} , which is typically 2.4 V. The device starts operating when the rising voltage at the VIN pin is 200 mV above V_{IN_UVLO} . It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V_{CC_UVLO} , which is typically 2.1 V.

7.3.3 Adjustable Switching Frequency

This device features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. A resistor must always be connected from the FSW pin to SW pin for proper operation. The resistor value required for a desired frequency can be calculated using [Equation 2](#).

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}} \right)}{C_{FREQ}} \quad (2)$$

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- C_{FREQ} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DELAY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

7.3.4 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch is turned off immediately as soon as the switch current touches the limit. The peak switch current limit can be set by a resistor at the ILIM pin to ground. The relationship between the current limit and the resistance depends on the status of the MODE pin.

When the MODE pin is floating, namely the TPS61088, is set to work in the PFM mode at light load, use [Equation 3](#) to calculate the resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \quad (3)$$

where

- R_{ILIM} is the resistance between the ILIM pin and ground
- I_{LIM} is the switch peak current limit

When the resistor value is 100 k Ω , the typical current limit is 11.9 A.

When the MODE pin is connected to ground, namely the TPS61088 is set to work in forced PWM mode at light load, use [Equation 4](#) to calculate the resistor value.

$$I_{LIM} = \frac{1190000}{R_{LIM}} - 1.6 \quad (4)$$

When the resistor value is 100 kΩ, the typical current limit is 10.3 A.

Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by above equations.

7.3.5 Overvoltage Protection

If the output voltage at the VOUT pin is detected above 13.2 V (typical value), the TPS61088 stops switching immediately until the voltage at the VOUT pin drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

7.3.6 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically, the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

7.4 Device Functional Modes

7.4.1 Operation

The synchronous boost converter TPS61088 operates at a quasi-constant frequency pulse width modulation (PWM) in moderate-to-heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, as shown in [Section 7.2](#), is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips. It turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Since the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch turns on again and the switching cycle is repeated.

In light load condition, the TPS61088 implements two operation modes, PFM mode and forced PWM mode, to meet different application requirements. The operation mode is set by the status of the MODE pin. When the MODE pin is connected to ground, the device works in forced PWM mode. When the MODE pin is left floating, the device works in PFM mode.

7.4.1.1 PWM Mode

In forced PWM mode, the TPS61088 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.

7.4.1.2 PFM Mode

The TPS61088 improves the efficiency at light load with PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor decrease to zero during the off-time. Once the current through the high side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of $I_{LIM} / 12$, the output of the error amplifier

is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61088 delivers, the output voltage increases above the nominal setting output voltage. The TPS61088 extends its off-time of the switching period to deliver less energy to the output and regulate the output voltage to 0.7% higher than the nominal setting voltage. With PFM operation mode, the TPS61088 keeps the efficiency above 80% even when the load current decreases to 1 mA. In addition, the output voltage ripple is much smaller at light load due to low peak current. Refer to [Figure 7-2](#).




Figure 7-2. PFM Mode Diagram

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS61088 is designed for outputting voltage up to 12.6 V with 10-A switch current capability to deliver more than 30-W power. The TPS61088 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate-to-heavy load condition. In light load condition, the converter can either operate in PFM mode or in forced PWM mode according to the mode selection. The PFM mode brings high efficiency over entire load range, but PWM mode can avoid the acoustic noise as the switching frequency is fixed. The converter uses the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61088 can work with different inductor and output capacitor combination by external loop compensation. It also supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz.

8.2 Typical Application




Figure 8-1. TPS61088 3.3 V to 9-V/3-A Output Converter

8.2.1 Design Requirements

Table 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	3.3 to 4.2 V
Output voltage	9 V
Output voltage ripple	100 mV peak to peak
Output current rating	3 A
Operating frequency	600 kHz
Operation mode at light load	PFM

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH Tools

[Click here](#) to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
5. Get more information about WEBENCH tools at www.ti.com/webench.

8.2.2.2 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088. The resistor value required for a desired frequency can be calculated using [Equation 5](#).

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}} \right)}{C_{FREQ}} \quad (5)$$

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- C_{FREQ} is 23 pF
- f_{SW} is the desired switching frequency
- t_{DELAY} is 89 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

8.2.2.3 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Since the TPS61088 is configured to work in PFM mode in light load condition, use [Equation 6](#) to calculate the correct resistor value:

$$I_{LIM} = \frac{1190000}{R_{ILIM}} \quad (6)$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground
- I_{LIM} is the switching peak current limit

For a typical current limit of 11.9 A, the resistor value is 100 kΩ. Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by [Equation 6](#). The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the TPS61088 does not hit the current limit and can still regulate the output voltage in these conditions.

8.2.2.4 Setting Output Voltage

The output voltage is set by an external resistor divider (R_1 , R_2 in [Figure 8-1](#)). Typically, a minimum current of 20 μA flowing through the feedback divider gives good accuracy and noise covering. A standard 56-kΩ resistor is typically selected for low-side resistor R_2 .

The value of R1 is then calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}} \quad (7)$$

8.2.2.5 Inductor Selection

Because the selection of the inductor affects the steady state operation of the power supply, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61088 is designed to work with inductor values between 0.47 and 10 μ H. A 0.47- μ H inductor is typically available in a smaller or lower-profile package, while a 10- μ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10- μ H inductor can maximize the output current capability of the controller.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow [Equation 8](#) to [Equation 10](#) to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in [Equation 8](#).

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (8)$$

where

- V_{OUT} is the output voltage of the boost regulator
- I_{OUT} is the output current of the boost regulator
- V_{IN} is the input voltage of the boost regulator
- η is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple as in [Equation 9](#).

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}} \right) \times f_{SW}} \quad (9)$$

where

- I_{PP} is the inductor peak-to-peak ripple
- L is the inductor value
- f_{SW} is the switching frequency
- V_{OUT} is the output voltage
- V_{IN} is the input voltage

Therefore, the peak current, I_{Lpeak} , seen by the inductor is calculated with [Equation 10](#).

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2} \quad (10)$$

Set the current limit of the TPS61088 higher than the peak current I_{Lpeak} . Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61088 has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. Table 8-2 lists recommended inductors for the TPS61088. Verify whether the recommended inductor can support your target application with the previous calculations and bench evaluation. In this application, the Sumida's inductor CDMC8D28NP-1R2MC is selected for its small size and low DCR.

Table 8-2. Recommended Inductors

PART NUMBER	L (μH)	DCR MAX (mΩ)	SATURATION CURRENT / HEAT RATING CURRENT (A)	SIZE MAX (L × W × H mm)	VENDOR
CDMC8D28NP-1R2MC	1.2	7.0	12.2 / 12.9	9.5 × 8.7 × 3.0	Sumida
744311150	1.5	7.2	14.0 / 11.0	7.3 × 7.2 × 4.0	Würth
PIMB104T-2R2MS	2.2	7.0	18 / 12	11.2 × 10.3 × 4.0	Cyntec
PIMB103T-2R2MS	2.2	9.0	16 / 13	11.2 × 10.3 × 3.0	Cyntec
PIMB065T-2R2MS	2.2	12.5	12 / 10.5	7.4 × 6.8 × 5.0	Cyntec

8.2.2.6 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61088. A 0.1-μF ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61088. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0 μF is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10-μF input capacitance is sufficient for most applications.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 μF can have an effective capacitance of less 5 μF at an output voltage of 5 V.

8.2.2.7 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22-μF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating the derating of a capacitor under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_{OUT} :

$$V_{\text{ripple_dis}} = \frac{(V_{\text{OUT}} - V_{\text{IN_MIN}}) \times I_{\text{OUT}}}{V_{\text{OUT}} \times f_{\text{SW}} \times C_{\text{OUT}}} \quad (11)$$

$$V_{\text{ripple_ESR}} = I_{\text{Lpeak}} \times R_{\text{C_ESR}} \quad (12)$$

where

- $V_{\text{ripple_dis}}$ is output voltage ripple caused by charging and discharging of the output capacitor
- $V_{\text{ripple_ESR}}$ is output voltage ripple caused by ESR of the output capacitor
- $V_{\text{IN_MIN}}$ is the minimum input voltage of boost converter
- V_{OUT} is the output voltage
- I_{OUT} is the output current
- I_{Lpeak} is the peak current of the inductor
- f_{SW} is the converter switching frequency
- $R_{\text{C_ESR}}$ is the ESR of the output capacitors

8.2.2.8 Loop Stability

The TPS61088 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C8 is connected to the COMP pin.

The power stage small signal loop response of constant off-time (COT) with peak current control can be modeled by [Equation 13](#).

$$G_{\text{PS}}(S) = \frac{R_{\text{O}} \times (1 - D)}{2 \times R_{\text{sense}}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{\text{ESRZ}}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{\text{RHPZ}}}\right)}{1 + \frac{S}{2 \times \pi \times f_{\text{P}}}} \quad (13)$$

where

- D is the switching duty cycle
- R_{O} is the output load resistance
- R_{sense} is the equivalent internal current sense resistor, which is 0.08 Ω

$$f_{\text{P}} = \frac{2}{2\pi \times R_{\text{O}} \times C_{\text{O}}} \quad (14)$$

where

- C_{O} is output capacitor

$$f_{\text{ESRZ}} = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{O}}} \quad (15)$$

where

- R_{ESR} is the equivalent series resistance of the output capacitor

$$f_{\text{RHPZ}} = \frac{R_{\text{O}} \times (1 - D)^2}{2\pi \times L} \quad (16)$$

The COMP pin is the output of the internal transconductance amplifier. [Equation 17](#) shows the small signal transfer function of compensation network.

$$G_C(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right) \left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)} \quad (17)$$

where

- G_{EA} is the transconductance of the amplifier
- R_{EA} is the output resistance of the amplifier
- V_{REF} is the reference voltage at the FB pin
- V_{OUT} is the output voltage
- f_{COMP1} , f_{COMP2} are the poles' frequency of the compensation network
- f_{COMZ} is the zero's frequency of the compensation network

The next step is to choose the loop crossover frequency, f_C . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, f_{SW} , or 1/5 of the RHPZ frequency, f_{RHPZ} .

Then set the value of R5, C5, and C8 (in [Figure 8-1](#)) by following these equations.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_C \times C_O}{(1 - D) \times V_{REF} \times G_{EA}} \quad (18)$$

where

- f_C is the selected crossover frequency

The value of C5 can be set by [Equation 19](#).

$$C5 = \frac{R_O \times C_O}{2R5} \quad (19)$$

The value of C8 can be set by [Equation 20](#).

$$C8 = \frac{R_{ESR} \times C_O}{R5} \quad (20)$$

If the calculated value of C8 is less than 10 pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

8.2.3 Application Curves




Figure 8-2. Switching Waveforms in CCM




Figure 8-3. Switching Waveforms in DCM




Figure 8-4. Switching Waveforms in PFM Mode




Figure 8-5. Startup Waveforms





Figure 8-6. Shutdown Waveforms

Figure 8-7. Load Transient ($V_{OUT} = 9\text{ V}$, $I_{OUT} = 1\text{ to }2\text{ A}$)




Figure 8-8. Line Transient ($V_{OUT} = 9\text{ V}$, $V_{IN} = 3.3\text{ to }3.6\text{ V}$)

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47 μ F.

10.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using [Equation 21](#).

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}} \quad (21)$$

where

- T_A is the maximum ambient temperature for the application.
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the *Thermal Information* table.

The TPS61088 comes in a thermally-enhanced VQFN package. This package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

11.1.2.1 Custom Design with WEBENCH Tools

[Click here](#) to create a custom design using the TPS61088 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN} , V_{OUT} and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance,
 - Run thermal simulations to understand the thermal performance of your board,
 - Export your customized schematic and layout into popular CAD formats,
 - Print PDF reports for the design, and share your design with colleagues.
5. Get more information about WEBENCH tools at www.ti.com/webench.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.4 Trademarks

Bluetooth™ is a trademark of Bluetooth SIG.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61088RHLR	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A	Samples
TPS61088RHLT	ACTIVE	VQFN	RHL	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S61088A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS61088 :

- Automotive : [TPS61088-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61088RHRLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHRLR	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHRLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TPS61088RHRLT	VQFN	RHL	20	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61088RHRLR	VQFN	RHL	20	3000	367.0	367.0	35.0
TPS61088RHRLR	VQFN	RHL	20	3000	346.0	346.0	33.0
TPS61088RHRLT	VQFN	RHL	20	250	210.0	185.0	35.0
TPS61088RHRLT	VQFN	RHL	20	250	210.0	185.0	35.0


GENERIC PACKAGE VIEW

RHL 20

VQFN - 1 mm max height

3.5 x 4.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4205346/L

VQFN - 1 mm max height

The drawing illustrates the mechanical specifications for a 24-pin connector housing. It includes three main views: a front view, a side view, and a detail view of the pin index area.

Front View: Shows the overall dimensions of the housing. The total width is 3.6, with a mounting tab width of 3.4. The total height is 4.6, with a mounting tab height of 4.4. A shaded region indicates the PIN 1 INDEX AREA. The housing features 12 pins on each side, with a central cutout. Dimensions for the pin array include a pitch of 2.05±0.1, a pin width of 1.5 (2X), and a pin height of 0.5 (20X). The housing thickness is 0.08 (C) at the seating plane.

Side View: Shows the profile of the housing. The total height is 1 MAX. The housing features a central cutout with a width of 2.05±0.1. The pin array is 14X 0.5 (9) on one side and 12X 0.5 (12) on the other. The housing thickness is 0.08 (C) at the seating plane.

Detail View: Provides a close-up of the pin index area. It shows the pin pitch of 2.05±0.1, the pin width of 1.5 (2X), and the pin height of 0.5 (20X). The housing features a central cutout with a width of 2.05±0.1. The pin array is 14X 0.5 (9) on one side and 12X 0.5 (12) on the other. The housing thickness is 0.08 (C) at the seating plane.

Feature Callouts:

- PIN 1 INDEX AREA:** Shaded region indicating the location of pin 1.
- SEATING PLANE:** The plane where the connector mates with the mating connector.
- PIN 1 ID (OPTIONAL):** A feature on the housing that identifies pin 1.
- SYMM:** Symmetry symbol indicating that the housing is symmetrical about the central cutout.
- 0.1 (M) C A B:** A feature control frame indicating a positional tolerance of 0.1 (M) relative to datum C, with feature A and B.
- 0.05 (M) C:** A feature control frame indicating a positional tolerance of 0.05 (M) relative to datum C.
- 0.29 0.19:** A feature control frame indicating a positional tolerance of 0.29 0.19 relative to datum C.
- 4X (0.2):** A feature control frame indicating a positional tolerance of 0.2 relative to datum C.
- 2X (0.55):** A feature control frame indicating a positional tolerance of 0.55 relative to datum C.
- (0.2) TYP:** A typical tolerance of 0.2.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


VQFN - 1 mm max height

The diagram illustrates two PCB manufacturing methods:

- NON SOLDER MASK DEFINED (PREFERRED):** This method shows a central black dot representing the pad, surrounded by a blue rectangular outline representing the metal. A green rectangular outline represents the solder mask opening. The distance between the metal and the solder mask opening is labeled "0.07 MAX ALL AROUND". Labels include "EXPOSED METAL" pointing to the central pad, "METAL" pointing to the blue outline, "SOLDER MASK OPENING" pointing to the green outline, and "NON SOLDER MASK DEFINED (PREFERRED)" at the bottom.
- SOLDER MASK DEFINED:** This method shows a central black dot representing the pad, surrounded by a blue rectangular outline representing the metal. A green rectangular outline represents the solder mask opening. The distance between the metal and the solder mask opening is labeled "0.07 MIN ALL AROUND". Labels include "SOLDER MASK OPENING" pointing to the green outline, "EXPOSED METAL" pointing to the central pad, "METAL UNDER SOLDER MASK" pointing to the blue outline, and "SOLDER MASK DEFINED" at the bottom.

4219071 / A 05/2017

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.1mm THICK STENCIL

EXPOSED PAD
 75% PRINTED COVERAGE BY AREA
 SCALE: 20X

4219071 / A 05/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated