



Sample &

Buy





TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

TUSB1210-Q1 Standalone USB Transceiver Chip Silicon

1 Features

- AEC-Q100 Qualified with:
 - Temperature Grade 3: -40°C to 85°C
 - HBM ESD Classification 1C
 - CDM ESD Classification C4B
- USB2.0 PHY Transceiver Chip, Designed to Interface with a USB Controller via a ULPI 12-pin Interface, Fully Compliant With:
 - Universal Serial Bus Specification Rev. 2.0
 - On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3
 - UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1
- DP/DM Line External Component Compensation (Patent #US7965100 B1)
- Interfaces to Host, Peripheral and OTG Device Cores; Optimized for Portable Devices or System ASICs with Built-in USB OTG Device Core
- Complete USB OTG Physical Front-End that Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- ULPI Interface:
 - I/O Interface (1.8 V) Optimized for Non-Terminated 50 Ω Line Impedance
 - ULPI CLOCK Pin (60 MHz) Supports Both Input and Output Clock Configurations
 - Fully Programmable ULPI-Compliant Register Set
- Available in a 32-Pin Quad Flat No Lead [QFN (RHB)] Package

2 Applications

- Mobile Phones
- Tablet Devices
- Desktop Computers
- Portable Computers
- Video Game Consoles
- Portable Music Players

3 Description

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates (High-Speed 480 Mbps, Full-Speed 12 Mbps and Low-Speed 1.5 Mbps), and is compliant to both Host and Peripheral modes. It additionally supports a UART mode and legacy ULPI serial modes.

TUSB1210-Q1 also supports the OTG (Ver1.3) optional addendum to the USB 2.0 Specification, including Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).


The DP/DM external component compensation in the transmitter compensates for variations in the series impendence in order to match with the data line impedance and the receiver input impedance, to limit data reflections, and thereby, improve eye diagrams.

Device	Inform	nation	(1)
DEVICE	IIII OI II	ιαιισπ	

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TUSB1210-Q1	VQFN (32)	5.00 mm x 5.00 mm				

(1) For all available packages, see the orderable addendum at the end of the datasheet.





7

2

Table of Contents

Features 1
Applications 1
Description 1
Revision History 2
Pin Configuration and Functions 3
Specifications 4
6.1 Absolute Maximum Ratings 4
6.2 Handling Ratings 4
6.3 Recommended Operating Conditions 5
6.4 Thermal Information 5
6.5 Analog I/O Electrical Characteristics 5
6.6 Digital I/O Electrical Characteristics 5
6.7 Digital IO Pins (Non-ULPI)5
6.8 PHY Electrical Characteristics 6
6.9 Pullup/Pulldown Resistors8
6.10 OTG Electrical Characteristics
6.11 Power Characteristics 10
6.12 Switching Characteristics 10
6.13 Timing Requirements 11
6.14 Typical Characteristics 13
Detailed Description 14
7.1 Overview 14
7.2 Functional Block Diagram 14
7.3 Feature Description 15

	7.4	Device Functional Modes	18
	7.5	Register Map	20
8	App	lication and Implementation	49
	8.1	Application Information	49
	8.2	Typical Application	49
	8.3	External Components	53
9	Pow	er Supply Recommendations	54
	9.1	TUSB1210 Power Supply	54
	9.2	Ground	54
	9.3	Power Providers	54
	9.4	Power Modules	54
	9.5	Power Consumption	55
10	Lay	out	56
	10.1	Layout Guidelines	56
	10.2	Layout Example	56
11	Dev	ice and Documentation Support	57
	11.1	Documentation Support	57
	11.2	Community Resources	57
	11.3	Trademarks	57
	11.4	Electrostatic Discharge Caution	57
	11.5	Glossary	57
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	
	12.1	Via Channel	
	12.2	Packaging Information	58


4 Revision History



www.ti.com



5 Pin Configuration and Functions



Pin Functions

PIN		A/D	ТҮРЕ	LEVEL	DESCRIPTION
NAME	NO.	A/D	ITPE	LEVEL	DESCRIPTION
CFG	14	D	I	V _{DDIO}	REFCLK clock frequency configuration pin. Two frequencies are supported: 19.2 MHz when 0, or 26 MHz when 1.
					ULPI 60 MHz clock on which ULPI data is synchronized.
					Two modes are possible:
CLOCK	26	D	0	V _{DDIO}	Input Mode: CLOCK defaults as an input.
					Output Mode: When an input clock is detected on REFCLK pin (after 4 rising edges) then CLOCK will change to an output.
CPEN	17	D	0	V _{DD33}	CMOS active-high digital output control of external 5V VBUS supply
CS	11	D	I	V _{DDIO}	Active-high chip select pin. When low the IC is in power down and ULPI bus is tristated. When high normal operation. Tie to V_{DDIO} if unused.
DATA0	3	D	I/O	V _{DDIO}	ULPI DATA input/output signal 0 synchronized to CLOCK
DATA1	4	D	I/O	V _{DDIO}	ULPI DATA input/output signal 1 synchronized to CLOCK
DATA2	5	D	I/O	V _{DDIO}	ULPI DATA input/output signal 2 synchronized to CLOCK
DATA3	6	D	I/O	V _{DDIO}	ULPI DATA input/output signal 3 synchronized to CLOCK
DATA4	7	D	I/O	V _{DDIO}	ULPI DATA input/output signal 4 synchronized to CLOCK
DATA5	9	D	I/O	V _{DDIO}	ULPI DATA input/output signal 5 synchronized to CLOCK
DATA6	10	D	I/O	V _{DDIO}	ULPI DATA input/output signal 6 synchronized to CLOCK
DATA7	13	D	I/O	V _{DDIO}	ULPI DATA input/output signal 7 synchronized to CLOCK
DIR	31	D	0	V _{DDIO}	ULPI DIR output signal
DM	19	А	I/O	V _{DD33}	DM pin of the USB connector
DP	18	А	I/O	V _{DD33}	DP pin of the USB connector
ID	23	А	I/O	V _{DD33}	Identification (ID) pin of the USB connector
N/C	8	-	-	V _{DDIO}	No connect
N/C	15,16, 24, 24	-	-	-	No connect
NXT	2	D	0	V _{DDIO}	ULPI NXT output signal

TUSB1210-Q1 SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

www.ti.com

STRUMENTS

EXAS

Pin Functions (continued)

PIN		A/D	TYPE	LEVEL	DESCRIPTION	
NAME	NO.	A/D	TIPE	LEVEL	DESCRIPTION	
REFCLK	1	A	I	3.3 V	V_{DD33} Reference clock input (square-wave only). Tie to GND when pin 26 (CLOCK) is required to be Input mode. Connect to square-wave reference clock of amplitude in the range of 3 V to 3.6 V when Pin 26 (CLOCK) is required to be Output mode. See pin 14 (CFG) description for REFCLK input frequency settings.	
RESETB	27	D	I	V _{DDIO}	When low, all digital logic (except 32 kHz logic required for power up sequencing) including registers are reset to their default values, and ULPI bus is tri-stated. Whe high, normal USB operation.	
STP	29	D	I	V _{DDIO}	ULPI STP input signal	
VBAT	21	А	power	V _{BAT}	Input supply voltage or battery source	
V _{BUS}	22	А	power	V _{BUS}	V _{BUS} pin of the USB connector	
VDD15	12	А	power		1.5-V internal LDO output. Connect to external filtering capacitor.	
V _{DD18}	28, 30	А	power	V _{DD18}	External 1.8-V supply input. Connect to external filtering capacitor.	
V _{DD33}	20	А	power	V _{DD33}	3.3-V internal LDO output. Connect to external filtering capacitor.	
V _{DDIO}	32	А	I	V _{DDIO}	External 1.8V supply input for digital I/Os. Connect to external filtering capacitor.	
GND	Thermal Pad	А	power		Reference Ground	

Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Main battery supply voltage ⁽²⁾		0	5	V
	Voltage on any input ⁽³⁾	Where supply represents the voltage applied to the power supply pin associated with the input	-0.3	1 × V _{CC} +0.3	V
	V _{BUS} input		-2	20	V
	ID, DP, DM inputs	Stress condition specified 24h	-0.3	5.25	V
V _{DDIO}	IO supply voltage	Continuous	-0.3	1.98	V
T _A	Ambient temperature range		-40	85	°C
TJ	Junction temperature range		-40	150	°C
	Ambient temperature for parametric	Parametric compliance	-14	125	°C
	compliance	With max 125°C as junction temperature	-40	85	°C
	DP, DM, ID high voltage short circuit	DP, DM or ID pins short circuited to V_{BUS} supply, in any mode of TUSB1210-Q1 operation, continuously for 24 hours	0	5.25	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The product will have negligible reliability impact if voltage spikes of 5.5 V occur for a total (cumulative over lifetime) duration of 5

(2) milliseconds.

Except V_{BAT} input, V_{BUS}, ID, DP, and DM pads (3)

6.2 Handling Ratings

				MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	°C	
	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 Classification Level H1C, all pins ⁽¹⁾		1500	1500	
V _{ESD} (ESD) performance:	Charged device model (CDM), per AEC	Corner pins	-750	750	V	
		Q100-011 Classification Level C4B	Other pins	-500	500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with ANSI/ESDA/JEDEC JS-001 specifications.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Battery supply voltage			2.7	3.6	4.8	V
	Battery supply voltage for USB 2.0	When V _{DD33} is supplied internally	3.15			V
	compliancy (USB 2.0 certification)	When V_{DD33} is shorted to V_{BAT} externally	3.05			
V _{DDIO}	Digital IO pin supply		1.71		1.98	V
V _{IL}	Low-level input voltage	CLOCK, STP, DIR, NXT, DATA0 to DATA7			$0.35 ext{ x V}_{ ext{DDIO}}$	V
VIH	High-level output voltage	CLOCK, STP, DIR, NXT, DATA0 to DATA7	0.65 x V _{DDIO}			V
T _A	Ambient temperature range		-40		85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		
		(16 Pins)	UNIT
R_{\thetaJA}	Junction-to-ambient thermal resistance	34.72	
R _{0JC(top)}	Junction-to-case(top) thermal resistance	37.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	10.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	°C/VV
ψ_{JB}	Junction-to-board characterization parameter	10.5	
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	3.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Analog I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER CONDITIONS		MIN	TYP	MAX	UNIT
CPEN (Output Pin					
V _{OL}	CPEN low-level output voltage	I _{OL} = 3 mA			0.3	V
V _{OH}	CPEN high-level output voltage	I _{OH} = –3 mA	V _{DD33} - 0.3			V

6.6 Digital I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
CLOCK					
V _{OL}	Low-level output voltage	Fraguerov 60 Mila Lood 10 pF		0.45	V
V _{OH}	High-level output voltage	Frequency = 60 MHz, Load = 10 pF	V _{DDIO} - 0.45		V
STP, DIR	R, NXT, DATA0 to DATA7				
V _{OL}	Low-level output voltage	Fraguency 20 Mile Lood 10 pF		0.45	
V _{OH}	High-level output voltage	Frequency = 30 MHz, Load = 10 pF	V _{DDIO} - 0.45		

6.7 Digital IO Pins (Non-ULPI)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT				
CS, CFG, RESETB Input Pins									
V _{IL}	Maximum low-level input voltage			$0.35 \times V_{\text{DDIO}}$	V				
VIH	Minimum high-level input voltage		$0.65 \times V_{DDIO}$		V				
RESETB Input Pin Timing Spec									
t _{w(POR)}	Internal power-on reset pulse width		0.2		μs				

SLLSEL4A - SEPTEMBER 2014 - REVISED OCTOBER 2014

www.ti.com

Digital IO Pins (Non-ULPI) (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
$t_{w(RESET)}$	External RESETB pulse width	Applied to external RESETB pin when CLOCK is toggling.	8		CLOCK cycles

6.8 PHY Electrical Characteristics

	PARAMETER		COMMENTS	MIN	TYP MAX	UNIT
LS/FS Single	e-Ended Receivers					
	USB single-ended receivers					
SK _{WVP_VM}	Skew between VP and VM		Driver outputs unloaded	-2	0 2	ns
V _{SE_HYS}	Single-ended hysteresis			50		mV
V _{IH}	High (driven)			2		V
V _{IL}	Low				0.8	V
V _{TH}	Switching threshold			0.8	2	V
LS/FS Differ	ential Receiver					
V _{DI}	Differential input sensitivity		Ref. USB2.0	200		mV
V _{CM}	Differential Common mode range		Ref. USB2.0	0.8	2.5	V
LS Transmit	ter					
V _{OL}	Low		Ref. USB2.0	0	300	mV
V _{OH}	High (driven)		Ref. USB2.0	2.8	3.6	V
V _{CRS}	Output signal crossover voltage		Ref. USB2.0, covered by eye diagram	1.3	2	V
tr	Rise time		Ref. USB2.0, covered by eye diagram	75	300	ns
t _f	Fall time			75	300	ns
t _{FRFM}	Differential rise and fall time matching			80%	125%	
t _{FDRATE}	Low-speed data rate		Ref. USB2.0, covered by eye diagram	1.4775	1.5225	Mb/s
t _{DJ1}		To next transition		-25	25	
t _{DJ2}	Source jitter total (including frequency tolerance)	For paired transitions	 Ref. USB2.0, covered by eye diagram 	-10	10	ns
t _{FEOPT}	Source SE0 interval of EOP		Ref. USB2.0, covered by eye diagram	1.25	1.5	μs
	Downstream eye diagram		Ref. USB2.0, covered by eye diagram			
V _{CM}	Differential common mode range		Ref. USB2.0	0.8	2.5	V
FS Transmit	ter					
V _{OL}	Low		Ref. USB2.0	0	300	mV
V _{OH}	High (driven)		Ref. USB2.0	2.8	3.6	V
VCRS	Output signal crossover voltage		Ref. USB2.0, covered by eye diagram	1.3	2	V
t _{FR}	Rise time		Ref. USB2.0	4	20	ns
t _{FF}	Fall time		Ref. USB2.0	4	20	ns
t _{FRFM}	Differential rise and fall time matching		Ref. USB2.0, covered by eye diagram	90%	111.11%	
Z _{DRV}	Driver output resistance		Ref. USB2.0	28	44	Ω
TFDRATE	Full-speed data rate		Ref. USB2.0, covered by eye diagram	11.97	12.03	Mb/s
t _{DJ1}	Course litter total /in-ludio - fram	To next transition	Def LICD2 0. environd human	-2	2	
t _{DJ2}	Source jitter total (including frequency tolerance)	For paired transitions	Ref. USB2.0, covered by eye diagram	-1	1	ns
TFEOPT	Source SE0 interval of EOP		Ref. USB2.0, covered by eye diagram	160	175	ns
	Downstream eye diagram		Ref. USB2.0, covered by eye diagram			



PHY Electrical Characteristics (continued)

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
	Upstream eye diagram					
HS Differentia	I Receiver	L L				
VHSSQ	High-speed squelch detection threshold (differential signal amplitude)	Ref. USB2.0	100		150	mV
VHSDSC	High-speed disconnect detection threshold (differential signal amplitude)	Ref. USB2.0	525		625	mV
	High-speed differential input signaling levels	Ref. USB2.0, specified by eye pattern templates				mV
VHSCM	High-speed data signaling common mode voltage range (guidelines for receiver)	Ref. USB2.0	-50		500	mV
	Receiver jitter tolerance	Ref. USB2.0, specified by eye pattern templates			150	ps
HS Transmitte	er					
V _{HSOI}	High-speed idle level	Ref. USB2.0	-10		10	mV
V _{HSOH}	High-speed data signaling high	Ref. USB2.0	360		440	mV
V _{HSOL}	High-speed data signaling low	Ref. USB2.0	-10		10	mV
VCHIRPJ	Chirp J level (differential voltage)	Ref. USB2.0	700		1100	mV
VCHIRPK	Chirp K level (differential voltage)	Ref. USB2.0	-900		-500	mV
t _r	Rise Time (10% - 90%)	Ref. USB2.0, covered by eye diagram	500			ps
t _f	Fall time (10% - 90%)	Ref. USB2.0, covered by eye diagram	500			ps
ZHSDRV	Driver output resistance (which also serves as high-speed termination)	Ref. USB2.0	40.5		49.5	Ω
THSDRAT	High-speed data range	Ref. USB2.0, covered by eye diagram	479.76	4	480.24	Mb/s
	Data source jitter	Ref. USB2.0, covered by eye diagram				
	Downstream eye diagram	Ref. USB2.0, covered by eye diagram				
	Upstream eye diagram	Ref. USB2.0, covered by eye diagram				
CEA-2011/UAI	RT Transceiver					
	UART Transmitter CEA-2011					
t _{PH_UART_EDGE}	Phone UART edge rates	DP_PULLDOWN asserted			1	Ms
V _{OH_SER}	Serial interface output high	ISOURCE = 4 mA	2.4	3.3	3.6	V
V _{OL_SER}	Serial interface output low	ISINK = -4 mA	0	0.1	0.4	V
	UART Receiver CEA-2011					
VI _{H_SER}	Serial interface input high	DP_PULLDOWN asserted	2			V
V _{IL_SER}	Serial interface input low	DP_PULLDOWN asserted			0.8	V
V _{TH}	Switching threshold		0.8		2	V

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

TEXAS INSTRUMENTS

www.ti.com

6.9 Pullup/Pulldown Resistors

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
RPUI	Bus pullup resistor on upstream port (idle bus)	Bus idle	0.9	1.1	1.575	kΩ
RPUA	Bus pullup resistor on upstream port (receiving)	Bus driven/driver's outputs unloaded	1.425	2.2	3.09	
VIHZ	High (floating)	Pullups/pulldowns on both DP and DM lines	2.7		3.6	V
VPH_DP_UP	Phone D+ pullup voltage	Driver's outputs unloaded	3	3.3	3.6	V
	Pulldown resistors					
RPH_DP_DWN	Phone D+/- pulldown	Driver's outputs unloaded	14.25	18	24.8	kΩ
RPH_DM_DWN						
V _{IHZ}	High (floating)	Pullups/pulldowns on both DP and DM lines	2.7		3.6	V
	D+/- Data line					
C _{INUB}	Upstream facing port	[1.0]		22	75	pF
V _{OTG_DATA_LKG}	On-the-go device leakage	[2]			0.342	V
Z _{INP}	Input impedance exclusive of pullup/pulldown	Driver's outputs unloaded	300			kΩ



6.10 OTG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	COM	MENTS	MIN	TYP	MAX	UNIT
0	TG V _{BUS} Electrical						
V _{BUS} Comparato	rs						
VA_SESS_VLD	A-device session valid			0.8	1.4	2.0	V
VA_VBUS_VLD	A-device V _{BUS} valid			4.4	4.5	4.625	V
VB_SESS_END	B-device session end			0.2	0.5	0.8	V
VB_SESS_VLD	B-device session valid			2.1	2.4	2.7	V
V _{BUS} Line		•	•				
RA_BUS_IN	A-device V_{BUS} input impedance to ground	SRP (V _{BUS} pulsing) capable A-device not driving V_{BUS}		40	70	100	kΩ
RB_SRP_DWN	B-device V _{BUS} SRP pulldown	5.25 V / 8 mA, Pullup vo	0.656	10		kΩ	
RB_SRP_UP	B-device V _{BUS} SRP pullup	(5.25 V – 3 V) / 8 mA, P	ullup voltage = 3 V	0.281	1	2	kΩ
	B-device V _{BUS} SRP rise time maximum for OTG-A communication		$RV_{BUS} = 0 \Omega$ and R1KSERIES = '0'			31.4	
•		0 to 2.1 V with < 13 μF load	RV_{BUS} = 1000 Ω ±10% and R1KSERIES = '1'			57.8	
^t RISE_SRP_UP_MAX			RV_{BUS} = 1200 Ω ±10% and R1KSERIES = '1'			64	ms
			RV_{BUS} = 1800 Ω ±10% and R1KSERIES = '1'			85.4	
			$RV_{BUS} = 0 \Omega$ and R1KSERIES = '0'	46.2			
	B-device V _{BUS} SRP rise time	0.8 to 2 V with > 97 μF	RV_{BUS} = 1000 Ω ±10% and R1KSERIES = '1'	96			
^t RISE_SRP_UP_MIN	minimum for standard host connection	load	RV_{BUS} = 1200 Ω ±10% and R1KSERIES = '1'	100			ms
			$RV_{BUS} = 1800 \ \Omega \pm 10\%$ and R1KSERIES = '1'	100			

Table 1. OTG ID Electrical

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT			
ID Comparators — ID External Resistors Specifications									
R _{ID_GND}	ID ground comparator	ID_GND interrupt	12	20	28	kΩ			
R _{ID_FLOAT}	ID Float comparator	ID_FLOAT interrupt	200		500	kΩ			
	ID Line								
R _{PH_ID_UP}	Phone ID pullup to VPH_ID_UP	ID unloaded (V _{RUSB})	70	90	286	kΩ			
VP _{H_ID_UP}	Phone ID pullup voltage	Connected to V _{RUSB}	2.5		3.2	V			
	ID line maximum voltage				5.25	V			

SLLSEL4A - SEPTEMBER 2014 - REVISED OCTOBER 2014

www.ti.com

ISTRUMENTS

ÈXAS

6.11 Power Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{DD33} Inter	rnal LDO Regulator Charac	cteristics						
V _{INVDD33}	Input voltage	V _{BAT} USB		V _{VDD33} typ + 0.2	3.6	4.5	V	
			VUSB3V3_VSEL = '000	2.4	2.5	2.6		
			VUSB3V3_VSEL = '001	2.65	2.75	2.85		
V _{VDD33}			VUSB3V3_VSEL = '010	2.9	3.0	3.1		
	Output voltage	ON mode	VUSB3V3_VSEL = '011 (default)	3.0	3.1	3.2	V	
		ON mode,	VUSB3V3_VSEL = '100	3.1	3.2	3.3	• • •	
			VUSB3V3_VSEL = '101	3.2	3.3	3.4		
			VUSB3V3_VSEL = '110	3.3	3.4	3.5		
			VUSB3V3_VSEL = '111	3.4	3.5	3.6		
	Detail and a summer t	V 1105	Active mode			15		
VDD33	Rated output current	V _{BAT} USB	Suspend/reset mode			1	mA	
V _{DD15} Inter	rnal LDO Regulator Charac	cteristics						
VIN VDD15	Input voltage		On mode, V _{IN VDD15} = V _{BAT}	2.7	3.6	4.5	V	
V _{VDD15}	Output voltage		V _{INVDD15} min - V _{INVDD15} max	1.45	1.56	1.65	V	
I _{VDD15}	Rated output current		On mode			30	mA	

6.12 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrica	I Characteristics: Clock Input					
	Clock input duty cycle		40		60%	
f _{CLK}	Clock nominal frequency			60		MHz
	Clock input rise/fall time	In % of clock period t_{CLK} (= 1/ f_{CLK})			10%	
	Clock input frequency accuracy				250	ppm
	Clock input integrated jitter				600	ps rms
Electrica	al Characteristics: REFCLK					
	REFCLK input duty cycle		40		60%	
,		When CFG pin is tied to GND		19.2		MHz
f _{REFCLK}	REFCLK nominal frequency	When CFG pin is tied to V _{DDIO}		26		IVITIZ
	REFCLK input rise/fall time	In % of clock period t_{REFCLK} (= $1/f_{REFCLK}$)			20%	
	REFCLK input frequency accuracy				250	ppm
	REFCLK input integrated jitter				600	ps rms
	REFCLK HIZ Leakage current				3	۵
	REFCLK HIZ Leakage current		-3			μA
Digital IC	D Electrical Characteristics: CLOCK					
t _r	Rise time	Frequency = 60 MHz, Load = 10 pF			1	ns
t _f	Fall time	Frequency = 30 MHz, Load = 10 pF			1	ns
Digital IC	D Electrical Characteristics: STP, D	IR, NXT, DATA0 to DATA7				
t _r	Rise time	Frequency 20 Mile Lord 40 rF			1	ns
t _f	Fall time	Frequency = 30 MHz, Load = 10 pF			1	ns

6.13 Timing Requirements

	PARAMETER	INPUT CLC	INPUT CLOCK		оск	UNIT				
	PARAMETER	MIN	MAX	MIN	MAX	UNIT				
ULPI Interface Timing										
t _{SC} , t _{SD}	Set-up time (control in, 8-bit data in)		3		6	ns				
t _{SC} , t _{HD}	Hold time (control in, 8-bit data in)	1.5		0		ns				
t _{DC} , t _{DD}	Output delay (control out, 8-bit data out)		6		9	ns				
USB UART Int	terface Timing									
t _{PH_DP_CON}	Phone D+ connect time	100				ms				
t _{PH_DISC_DET}	Phone D+ disconnect time	150				ms				
f _{UART_DFLT}	Default UART signaling rate (typical rate)		9600			bps				




Figure 1. TUSB1210-Q1 Power-Up Timing (ULPI Clock Input Mode)

Table	2.	Timers	and	Debounce
-------	----	--------	-----	----------

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
t _{DEL_CS_SUPPLYOK}	Chip-select-to-supplies OK delay			2.84	4.10	ms
t _{DEL_RST_DIR}	RESETB to PHY PLL locked and DIR falling- edge delay			0.54	0.647	ms
t _{VBBDET}	V _{BAT} detection delay			10		μs
t _{BGAP}	Bandgap power-on delay			2		ms
t _{PWONVDD15}	V _{DD15} power-on delay			100		μs
t _{PWONCK32K}	32-KHz RC-OSC power-on delay			125		μs
t _{DELRSTPWR}	Power control reset delay			61		μs
t _{DELMNTRVIOEN}	Monitor enable delay			91.5		μs
t _{MNTR}	Supply monitoring debounce			183.1		μs
t _{DELVDD33EN}	V _{DD33} LDO enable delay			93.75		μs
t _{DELRESETB}	RESETB internal delay			244.1		μs
t _{PLL}	PLL lock time			300		μs

Copyright © 2014, Texas Instruments Incorporated

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



6.13.1 Timing Parameter Definitions

The timing parameter symbols used in the timing requirement and switching characteristic tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated as shown in Table 3.

LOWERCASE SUBSCRIPTS						
SYMBOL	PARAMETER					
С	Cycle time (period)					
D	Delay time					
Dis	Disable time					
En	Enable time					
Н	Hold time					
Su	Setup time					
START	Start bit					
Т	Transition time					
V	Valid time					
W	Pulse duration (width)					
Х	Unknown, changing, or don't care level					
н	High					
L	Low					
V	Valid					
IV	Invalid					
AE	Active edge					
FE	First edge					
LE	Last edge					
Z	High impedance					

Table 3. Timing Parameter Definitions


6.13.2 Interface Target Frequencies

Table 4 assumes testing over the recommended operating conditions.

IO INTERFACE	INTERFACE	E DESIGNATION	TARGET FREQUENCY 1.5 V
		High speed	480 Mbits/s
USB	Universal serial bus	Full speed	12 Mbits/s
		Low speed	1.5 Mbits/s



6.14 Typical Characteristics



TEXAS INSTRUMENTS

www.ti.com

7 Detailed Description

7.1 Overview

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates High-Speed, Full-Speed, and Low-Speed. Compliant to both Host and Peripheral (OTG) modes. It additionally supports a UART mode and legacy ULPI serial modes. TUSB1210-Q1 Integrates a 3.3-V LDO, which makes it flexible to work with either battery operated systems or pure 3.3 V supplied systems. Also, it has an integrated PLL Supporting 2 Clock Frequencies 19.2 MHz/26 MHz. The ULPI clock pin (60 MHz) supports both input and output clock configurations. TUSB1210-Q1 has low power consumption, optimized for portable devices, and complete USB OTG Physical Front-End that supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).


TUSB1210-Q1 is optimized to be interfaced through a 12-pin SDR UTMI Low Pin Interface (ULPI), supporting both input clock and output clock modes, with 1.8 V interface supply voltage.

TUSB1210-Q1 integrates a 3.3 V LDO, which makes it flexible to work with either battery operated systems or pure 3.3 V supplied systems. Both the main supply and the 3.3 V power domain can be supplied through an external switched-mode converter for optimized power efficiency.

TUSB1210-Q1 includes a POR circuit to detect supply presence on V_{BAT} and V_{DDIO} pins. TUSB1210-Q1 can be disabled or configured in low power mode for energy saving.

TUSB1210-Q1 is protected against accidental shorts to 5 V or ground on its exposed interface (DP/DM/ID). It is also protected against up to 20 V surges on V_{BUS} .

TUSB1210-Q1 integrates a high-performance low-jitter 480 MHz PLL and supports two clock configurations. Depending on the required link configuration, TUSB1210-Q1 supports both ULPI input and output clock mode : input clock mode, in which case a square-wave 60 MHz clock is provided to TUSB1210-Q1 at the ULPI interface CLOCK pin; and output clock mode in which case TUSB1210-Q1 can accept a square-wave reference clock at REFCLK of either 19.2 MHz, 26 MHz. Frequency is indicated to TUSB1210-Q1 via the configuration pin CFG. This can be useful if a reference clock is already available in the system.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Processor Subsystem

7.3.1.1 Clock Specifications

7.3.1.1.1 USB PLL Reference Clock

The USB PLL block generates the clocks used to synchronize :

- the ULPI interface (60 MHz clock)
- the USB interface (depending on the USB data rate, 480 Mbps, 12 Mbps or 1.5 Mbps)

TUSB1210-Q1 requires an external reference clock which is used as an input to the 480 MHz USB PLL block. Depending on the clock configuration, this reference clock can be provided either at REFCLK pin or at CLOCK pin. By default CLK pin is configured as an input.

Two clock configurations are possible:

- Input clock configuration (see ULPI Input Clock Configuration)
- Output clock configuration (see ULPI Output Clock Configuration)

7.3.1.1.2 ULPI Input Clock Configuration

In this mode REFCLK must be externally tied to GND. CLOCK remains configured as an input.

When the ULPI interface is used in input clock configuration, that is, the 60 MHz ULPI clock is provided to TUSB1210-Q1 on Clock pin, then this is used as the reference clock for the 480 MHz USB PLL block. See *Switching Characteristics*.

7.3.1.1.3 ULPI Output Clock Configuration

In this mode a reference clock must be externally provided on REFCLK pin When an input clock is detected on REFCLK pin then CLK will automatically change to an output, i.e., 60 MHz ULPI clock is output by TUSB1210-Q1 on CLK pin.

Two reference clock input frequencies are supported. REFCLK input frequency is communicated to TUSB1210-Q1 via a configuration pin, CFG, see f_{REFCLK} in Table 11 for frequency correspondence. TUSB1210-Q1 supports square-wave reference clock input only. Reference clock input must be square-wave of amplitude in the range 3 V to 3.6 V. See *Switching Characteristics*.

7.3.1.1.4 Clock 32 kHz

An internal clock generator running at 32 kHz has been implemented to provide a low-speed, low-power clock to the system See *Clock 32 kHz*

7.3.1.1.5 Reset

All logic is reset if CS = 0 or V_{BAT} are not present.

All logic (except 32 kHz logic) is reset if V_{DDIO} is not present.

PHY logic is reset when any supplies are not present (V_{DDI0}, V_{DD15}, V_{DD18}, V_{DD33}) or if RESETB pin is low.

TUSB1210-Q1 may be reset manually by toggling the RESETB pin to GND for at lease 200 ns.

If manual reset via RESETB is not required then RESETB pin may be tied to V_{DDIO} permanently.

7.3.1.2 USB Transceiver

The TUSB1210-Q1 device includes a universal serial bus (USB) on-the-go (OTG) transceiver that supports USB 480 Mb/s high-speed (HS), 12 Mb/s full-speed (FS), and USB 1.5 Mb/s low-speed (LS) through a 12-pin UTMI+ low pin interface (ULPI).

Feature Description (continued)

NOTE

LS device mode is not allowed by a USB2.0 HS capable PHY, therefore it is not supported by TUSB1210-Q1. This is stated in USB2.0 standard Chapter 7, page 119, second paragraph: "*A high-speed capable upstream facing transceiver must not support low-speed signaling mode..*" There is also some related commentary in Chapter 7.1.2.3.

7.3.1.2.1 PHY Electrical Characteristics

The PHY is the physical signaling layer of the USB 2.0. It essentially contains all the drivers and receivers required for physical data and protocol signaling on the DP and DM lines.

The PHY interfaces to the USB controller through a standard 12-pin digital interface called UTMI+ low pin interface (ULPI).

The transmitters and receivers inside the PHY are classified into two main classes.

- The full-speed (FS) and low-speed (LS) transceivers. These are the legacy USB1.x transceivers.
- The HS (HS) transceivers

In order to bias the transistors and run the logic, the PHY also contains reference generation circuitry which consists of:

- A DPLL which does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for USB and also the clock required for the switched capacitor resistance block.
- A switched capacitor resistance block which is used to replicate an external resistor on chip.

Built-in pullup and pulldown resistors are used as part of the protocol signaling.

Apart from this, the PHY also contains circuitry which protects it from accidental 5-V short on the DP and DM lines.

7.3.1.2.1.1 LS/FS Single-Ended Receivers

In addition to the differential receiver, there is a single-ended receiver (SE–, SE+) for each of the two data lines D+/–. The main purpose of the single-ended receivers is to qualify the D+ and D– signals in the full-speed/low-speed modes of operation. See *PHY Electrical Characteristics*.

7.3.1.2.1.2 LS/FS Differential Receiver

A differential input receiver (Rx) retrieves the LS/FS differential data signaling. The differential voltage on the line is converted into digital data by a differential comparator on DP/DM. This data is then sent to a clock and data recovery circuit which recovers the clock from the data. An additional serial mode exists in which the differential data is directly output on the RXRCV pin. See *Switching Characteristics*.

7.3.1.2.1.3 LS/FS Transmitter

The USB transceiver (Tx) uses a differential output driver to drive the USB data signal D+/– onto the USB cable. The driver's outputs support 3-state operation to achieve bidirectional half-duplex transactions. See *Switching Characteristics*.

7.3.1.2.1.4 HS Differential Receiver

The HS receiver consists of the following blocks:

A differential input comparator to receive the serial data

- A squelch detector to qualify the received data
- An oversampler-based clock data recovery scheme followed by a NRZI decoder, bit unstuffing, and serial-toparallel converter to generate the ULPI DATAOUT See Switching Characteristics.



Feature Description (continued)

7.3.1.2.1.5 HS Differential Transmitter

The HS transmitter is always operated via the ULPI parallel interface. The parallel data on the interface is serialized, bit stuffed, NRZI encoded, and transmitted as a dc output current on DP or DM depending on the data. Each line has an effective $22.5-\Omega$ load to ground, which generates the voltage levels for signaling.

A disconnect detector is also part of the HS transmitter. A disconnect on the far end of the cable causes the impedance seen by the transmitter to double thereby doubling the differential amplitude seen on the DP/DM lines of *Switching Characteristics*.

7.3.1.2.1.6 UART Transceiver

In this mode, the ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver. See *Switching Characteristics*.




Figure 4. USB UART Data Flow

7.3.1.2.2 OTG Characteristics

The on-the-go (OTG) block integrates three main functions:

- The USB plug detection function on V_{BUS} and ID
- The ID resistor detection
- The V_{BUS} level detection

See OTG Electrical Characteristics.



7.4 Device Functional Modes

7.4.1 TUSB1210-Q1 Modes vs ULPI Pin Status

Table 5, Table 6, and Table 7 show the status of each of the 12 ULPI pins including input/output direction and whether output pins are driven to '0' or to '1', or pulled up/pulled down via internal pullup/pulldown resistors.

Note that pullup/pulldown resistors are automatically replaced by driven '1'/'0' levels respectively once internal IORST is released, with the exception of the pullup on STP which is maintained in all modes.

Pin assignment changes in ULPI 3-pin serial mode, ULPI 6-pin serial mode, and UART mode. Unused pins are tied low in these modes as shown below.

			ULPI SYNCHRONOUS MODE POWER-UP									
		UNTIL IORS	PLL O	FF	PLL ON +	STP HIGH PLL O		N + STP LOW				
PIN NO.	PIN NAME	DIR	PU/PD	DIR	PU/PD	DIR	PU/PD	DIR	PU/PD			
26	CLOCK	Hiz	PD	I	PD	IO	-	IO	-			
31	DIR	Hiz	PU	O, ('1')	-	O, ('0')	-	0	-			
2	NXT	Hiz	PD	O, ('0')	-	O, ('0')	-	0	-			
29	STP	Hiz	PU	I	PU	I	PU	I	PU			
3	DATA0	Hiz	PD	O, ('0')	-	I	PD	10	-			
4	DATA1	Hiz	PD	O, ('0')	-	I	PD	Ю	-			
5	DATA2	Hiz	PD	O, ('0')	-	I	PD	Ю	-			
6	DATA3	Hiz	PD	O, ('0')	-	I	PD	Ю	-			
7	DATA4	Hiz	PD	O, ('0')	-	I	PD	10	-			
9	DATA5	Hiz	PD	O, ('0')	-	I	PD	IO	-			
10	DATA6	Hiz	PD	O, ('0')	-	I	PD	Ю	-			
13	DATA7	Hiz	PD	O, ('0')	-	I	PD	ю	-			

Table 5. TUSB1210-Q1 Modes vs ULPI Pin Status:ULPI Synchronous Mode Power-Up

Table 6. TUSB1210-Q1 Modes vs ULPI Pin Status: USB Suspend Mode

		SUSPEND	MODE	LINK / EXTERNAL RECOMMENDED SETTING DURING SUSPEND MODE			
PIN NO.	PIN NAME	DIR	PU/PD	DIR	PU/PD		
26	CLOCK	I	-	0	-		
31	DIR	O, ('1')	-	I	-		
2	NXT	O, ('0')	-	I	-		
29	STP	I	PU ⁽¹⁾	O, ('0')	-		
3	DATA0	O, (LINESTATE0)	-	I	-		
4	DATA1	O, (LINESTATE1)	-	I	-		
5	DATA2	O, ('0')	-	I	-		
6	DATA3	O, (INT)	-	I	-		
7	DATA4	O, ('0')	-	I	-		
9	DATA5	O, ('0')	-	I	-		
10	DATA6	O, ('0')	-	I	-		
13	DATA7	O, ('0')	-	I	-		

(1) Can be disabled by software before entering Suspend Mode to reduce current consumption

TEXAS INSTRUMENTS

TUSB1210-Q1 SLLSEL4A – SEPTEMBER 2014 – REVISED OCTOBER 2014

www.ti.com

Table 7. TUSB1210-Q1 Modes vs ULPI Pin Status: ULPI 6-Pin Serial Mode and UART Mode

	ULPI 6-PII	N SERIAL	MODE	ULPI 3-PI	N SERIAL M	IODE	U		
PIN NO.	PIN NAME	DIR	PU/PD	PIN NAME	DIR	PU/PD	PIN NAME	DIR	PU/PD
26	CLOCK (1)	Ю	-	CLOCK (1)	IO	-	CLOCK (1)	IO	-
31	DIR	0	-	DIR	0	-	DIR	0	-
2	NXT	0	-	NXT	0	-	NXT	0	-
29	STP	Ι	PU	STP	I	PU	STP	I	PU
3	TX_ENABLE	Ι	-	TX_ENABLE	I	-	TXD	I	-
4	TX_DAT	Ι	-	DAT	IO	-	RXD	IO	-
5	TX_SE0	Ι	-	SE0	IO	-	tie low	0	-
6	INT	0	-	INT	0	-	INT	0	-
7	RX_DP	0	-	tie low	0	-	tie low	0	-
9	RX_DM	0	-	tie low	0	-	tie low	0	-
10	RX_RCV	0	-	tie low	0	-	tie low	0	-
13	tie low	0	-	tie low	0	-	tie low	0	-



7.5 Register Map

Table 8. USB Register Summary

		-	
REGISTER NAME	TYPE	REGISTER WIDTH (BITS)	PHYSICAL ADDRESS
VENDOR_ID_LO	R	8	0x00
VENDOR_ID_HI	R	8	0x01
PRODUCT_ID_LO	R	8	0x02
PRODUCT_ID_HI	R	8	0x03
FUNC_CTRL	RW	8	0x04
FUNC_CTRL_SET	RW	8	0x05
FUNC_CTRL_CLR	RW	8	0x06
IFC_CTRL	RW	8	0x07
IFC_CTRL_SET	RW	8	0x08
IFC_CTRL_CLR	RW	8	0x09
OTG_CTRL	RW	8	0x0A
OTG_CTRL_SET	RW	8	0x0B
OTG_CTRL_CLR	RW	8	0x0C
USB_INT_EN_RISE	RW	8	0x0D
USB_INT_EN_RISE_SET	RW	8	0x0E
USB_INT_EN_RISE_CLR	RW	8	0x0F
USB_INT_EN_FALL	RW	8	0x10
USB_INT_EN_FALL_SET	RW	8	0x11
USB_INT_EN_FALL_CLR	RW	8	0x12
USB_INT_STS	R	8	0x13
USB_INT_LATCH	R	8	0x14
DEBUG	R	8	0x15
SCRATCH_REG	RW	8	0x16
SCRATCH_REG_SET	RW	8	0x17
SCRATCH_REG_CLR	RW	8	0x18
Reserved	R	8	0x19 0x2E
ACCESS_EXT_REG_SET	RW	8	0x2F
Reserved	R	8	0x30 0x3C
VENDOR_SPECIFIC1	RW	8	0x3D
VENDOR_SPECIFIC1_SET	RW	8	0x3E
VENDOR_SPECIFIC1_CLR	RW	8	0x3F
VENDOR_SPECIFIC2	RW	8	0x80
VENDOR_SPECIFIC2_SET	RW	8	0x81
VENDOR_SPECIFIC2_CLR	RW	8	0x82
VENDOR_SPECIFIC1_STS	R	8	0x83
VENDOR_SPECIFIC1_LATCH	R	8	0x84
VENDOR_SPECIFIC3	RW	8	0x85
VENDOR_SPECIFIC3_SET	RW	8	0x86
VENDOR_SPECIFIC3_CLR	RW	8	0x87

7.5.1 VENDOR_ID_LO

ADDRESS OFF	SET	ET 0x00									
PHYSICAL ADDRESS 0x00 INSTANCE USB_S											
DESCRIPTION	ESCRIPTION Lower byte of vendor ID supplied by USB-IF (TI Vendor ID = 0x0451)										
TYPE		R	(
WRITE LATENO	Y										
7	6	5	4	3	2	1	0				
			VEND	OR_ID							
BITS		FIELD NAME	DESCR	DESCRIPTION		TYPE RESE					
7:00 VENDOR_ID R 0x51							0x51				

7.5.2 VENDOR_ID_HI

ADDRESS OFFS	SET	0x01	x01							
PHYSICAL ADD	RESS	0x01		INSTANCE		USB_SCUSB	JSB_SCUSB			
DESCRIPTION Upper byte of vendor ID supplied by USB-IF (TI Vendor ID = 0x0451)										
TYPE		R	R							
WRITE LATENC	Υ									
7	6	5	4	3	2	1	0			
			VEND	OR_ID						
BITS		FIELD NAME	DESCR	IPTION	TYPE		RESET			
7:00 VEN DOR_ID R 0x04						0x04				

7.5.3 PRODUCT_ID_LO

ADDRESS OFF	SET	0x02	02							
PHYSICAL ADD	RESS	0x02	0x02 INSTANCE USB_SCUSB							
DESCRIPTION		Lower byte of Prod	ower byte of Product ID supplied by Vendor (TUSB1210-Q1 Product ID is 0x1507).							
TYPE		R								
WRITE LATENC	Y									
7	6	5	4	3	2	1	0			
			PRO	DUCT_ID						
BITS		FIELD NAME	DESCRIPTION		TYPE		RESET			
7:00		PRO	PRODUCT_ID		R		0x07			

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

7.5.4 PRODUCT_ID_HI

ADDRESS OFFSE	Т	0x03						
PHYSICAL ADDR	ESS	0x03	0x03 INSTANCE USB_SCUSB					
DESCRIPTION	N Upper byte of Product ID supplied by Vendor (TUSB1210-Q1 Product ID is 0x1507).							
TYPE	PE R							
WRITE LATENCY								
7	6	5	4	3	2	1	0	
			PROD	UCT_ID				
BITS		FIELD NAME	FIELD NAME DESCRIPTION TYPE			E RESET		
7:00		PRC		R 0x15				

7.5.5 FUNC_CTRL

ADDRE	SS OFF	SET		0x04							
PHYSIC	AL ADD	RESS		0x04		INS	TANCE	USB_SCUS	SВ		
DESCRI	PTION			Controls UTMI fu	function settings of the PHY.						
TYPE				RW							
WRITE I	LATENC	Y									
7	,	6		5	4	3		2		1	0
Rese	rved	SUSPEND	DM	RESET	OPM	IODE	TE	RMSELECT		XCVRS	SELECT
BITS	FIEI	LD NAME			DESCR	IPTION				TYPE	RESET
7	Reserv	ved								R	0
6	SUSPE	ENDM	Mod	e the PHY power parators, and the	end. Put PHY into r down all blocks e ULPI interface pir er Mode is exited.	except the full	l speed r	eceiver, OTG	bit	RW	1
5	RESET	Г	regis Once reset asse	Active high transceiver reset. Does not reset the ULPI interface or ULPI register set. Once set, the PHY asserts the DIR signal and reset the UTMI core. When the reset is completed, the PHY de-asserts DIR and clears this bit. After de-asserting DIR, the PHY re-assert DIR and send an RX command update.					the	RW	0
4:03		DE			cleared, this expla			uali.		RW	0x0
4.03		DPMODE Select the required bit encoding style during transmit 0x0: Normal operation 0x1: Non-driving 0x2: Disable bit-stuff and NRZI encoding 0x3: Reserved (No SYNC and EOP generation feature not supported)						κw	0.00		
2	TERM	SELECT	Cont	ontrols the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. ontrol over bus resistors changes depending on XcvrSelect, OpMode, pPulldown and DmPulldown.					ns.	RW	0
1:00	XCVR	SELECT	Sele	ct the required tr	ansceiver speed.					RW	0x1
		0x0: Enable HS transceiver									
			0x1:	Enable FS tra	nsceiver						
			0x2:	Enable LS trai	nsceiver						
			0x3:	Enable FS tra	nsceiver for LS pa	ckets					
				(FS preamble	is automatically pi	re-pended)					

7.5.6 FUNC_CTRL_SET

ADDRESS OFFSET	0x05		
PHYSICAL ADDRESS	0x05	INSTANCE	USB_SCUSB



TUSB1210-Q1 SLLSEL4A – SEPTEMBER 2014 – REVISED OCTOBER 2014

www.ti.com

DESCRIPTION			This register doe			et-only property (wri	te '1' to	set a part	icular bit a write	
			'0' has no-action).							
TYPE			RW							
WRITE LATENC	Ϋ́									
7	6		5	5 4 3 2 1				0		
Reserved	SUSPEN	NDM	RESET	OPM	10DE	TERMSELECT		XCVRSELECT		
BITS			FIELD NAME	DESCR	RIPTION	TYPE			RESET	
7			Reserved			R			0	
6	6		SUSPENDM			RW			1	
5			RESET			RW			0	
4:03			OPMODE			RW		0x0		
2		-	TERMSELECT			RW	0		0	
1:00		2	XCVRSELECT			RW			0x1	

7.5.7 FUNC_CTRL_CLR

ADDRESS OFF	SET		0x06								
PHYSICAL ADI	DRESS		0x06		INSTANCE		USB_SCU	JSB_SCUSB			
DESCRIPTION			This register doe	sn't physically exi	st.						
			It is the same as write '0' has no-a		jister with read	/clear-only property ((write '1' to	clear a	particular bit, a		
TYPE			RW								
WRITE LATEN	CY										
7	6 5		5	4	3	2	1		0		
Reserved	SUSPE	NDM	RESET	OPM	IODE	TERMSELECT	Х	CVRSE	LECT		
BITS			FIELD NAME	DESCR		TYPE		R	ESET		
7			Reserved			R			0		
6			SUSPENDM			RW			1		
5			RESET			RW			0		
4:03	4:03 OPMODE				RW			0x0			
2	2 TERMSELECT				RW			0			
1:00			XCVRSELECT			RW			0x1		

7.5.8 IFC_CTRL

ADDRESS	S OFFS	ET	0x07	7							
PHYSICA		RESS	0x07	7		INSTANCE		USB_SCUS	BB		
DESCRIP	TION		Enal	oles alternati	ve interfaces and	PHY features.					
TYPE			RW								
WRITE LA		Y									
7		6		5	4	3	2	1		0	
INTERFA	DISA	INDICATORPA SSTHRU		ICATORCO PLEMENT	AUTORESUME	CLOCKSUSPE NDM	CARKITMODE	FSLSSERIA ODE_3PI		-	SSERIALM DE_6PIN
BITS	·	FIELD NAME				DESCRIPTION			TY	PE	RESET
7	INTER BLE	FACE_PROTECT_	DISA	states stp an 0b: Enables t	uitry built into the PH d data. he interface protect the interface protect	circuit	ULPI interface when	the link tri-	R	W	0
6	INDICA	ATORPASSTHRU		Controls whe comparator b 0b: Complem	ther the complement efore being used in tent output signal is o tent output signal is t	t output is qualified v the VBUS State in th qualified with the inte	ne RXCMD. ernal VBUSVALID co	omparator.	R	W	0
5	INDICA	ATORCOMPLEMEN	IT	Tells the PHY to invert EXTERNALVBUSINDICATOR input signal, generating the complement output. Ob: PHY will not invert signal EXTERNALVBUSINDICATOR (default) 1b: PHY will invert signal EXTERNALVBUSINDICATOR							0
4	AUTOF	RESUME		Enables the PHY to automatically transmit resume signaling. Refer to USB specification 7.1.7.7 and 7.9 for more details. 0 = AutoResume disabled 1 = AutoResume enabled (default)							1
3	CLOC	KSUSPENDM		Active low clo circuitry only. when Susper Modes. 0b : Clock wi	ock suspend. Valid o Valid only when Su ndM = 0b. By default Il not be powered in Seri Il be powered in Seri	nly in Serial Modes. spendM = 1b. The P , the clock will not be Serial and UART Mo	HY must ignore Clo e powered in Serial a odes.	ckSuspend	R	W	0
2	CARKI	TMODE		Changes the when UART 0b: UART dis	ULPI interface to UA mode is exited. sabled.			ear this field	R	W	0
1	1b: Enable serial UART mode. FSLSSERIALMODE_3PIN Changes the ULPI interface to 3-pin Serial. The PHY must automatically clear this field when serial mode is exited. 0b: FS/LS packets are sent using parallel interface 1b: FS/LS packets are sent using 4-pin serial interface								R	W	0
0	FSLSS	ERIALMODE_6PIN	l	The PHY mu 0b: FS/LS pa	ULPI interface to 6- st automatically clea ckets are sent using ckets are sent using	r this field when seri parallel interface			R	W	0

7.5.9 IFC_CTRL_SET

ADDRESS OFFSET	0x08									
PHYSICAL ADDRESS	0x08	8 INSTANCE USB_SCUSB								
DESCRIPTION	This register doesn'	is register doesn't physically exist.								
	It is the same as the has no-action).	e ifc_ctrl register with read/set-only prope	erty (write '1' to set a particular bit, a write '0'							
ТҮРЕ	RW									
WRITE LATENCY										



TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

7	6	5		4	3		2	1		0
INTERFACE_ ROTECT_DIS BLE		INDICATORCO MPLEMENT	AUTOF	RESUME	CLOCKSUSPE NDM	CAR	KITMODE	FSLSSERI/ ODE_3PI		FSLSSERIALM ODE_6PIN
BITS	FIEI	D NAME		I	DESCRIPTION		T١	/PE		RESET
7	INTERFACE_F	PROTECT_DISAB	LE				F	W		0
6	INDICAT	ORPASSTHRU					R	W	0	
5	INDICATO	RCOMPLEMENT					RW			0
4	AUTO	ORESUME					F	RW		1
3	CLOCK	SUSPENDM					F	W		0
2	CAR	KITMODE					F	W		0
1	FSLSSER	IALMODE_3PIN					F	W		0
0	FSLSSER	IALMODE_6PIN						R		0



7.5.10 IFC_CTRL_CLR

ADDRESS OFFSET 0x09								
PHYSICA		RESS	0x09		INSTANCE		USB_SCUSB	
DESCRIP	TION		This register doe	sn't physically ex	ist.			
			It is the same as write '0' has no-a		ster with read/clea	ar-only property (write '1' to clear a	a particular bit, a
TYPE			RW					
WRITE LA	TENC	Y						
7	6 5 4				3	2	1	0
INTERFAC ROTECT_ BLE	_	IN DICATORPAS STHRU	INDICATORCO MPLEMENT	AUTORESUME	CLOCKSUSPE NDM	CARKITMODE	FSLSSERIALM ODE_3PIN	FSLSSERIALM ODE_6PIN
BITS		FI	ELD NAME		DESCR	IPTION	TYPE	RESET
7		INTERFACE	_PROTECT_DISA	BLE			RW	0
6		INDICA	TORPASSTHRU				RW	0
5		INDICAT	ORCOMPLEMEN	Г			RW	0
4		AU	TORESUME				RW	1
3	CLOCKSUSPENDM						RW	0
2	CARKITMODE						RW	0
1	FSLSSERIALMODE_3PIN						RW	0
0		FSLSSE	RIALMODE_6PIN				R	0



7.5.11 OTG_CTRL

ADDRE	ESS OFFS	SET	0x0A										
PHYSIC	CAL ADD	RESS	0x0A			INSTANCE		USB	_SCUSB				
DESCR	RIPTION		Controls UT	MI+ C	DTG functions of	the PHY.					-		
TYPE			RW										
WRITE		Υ											
	7	6	5		4	3	2		1	0			
LVBUS	KTERNA SINDICA OR	DRVVBUSEXT ERNAL	DRVVBU	5	CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	DPP	ULLDOWN	IDPULLUP	2		
BITS		FIELD NAME	DESCRIPTION						TYPE	RESET	т		
7	USEEXTE R	ERNALVBUSINDICA	0b: Use indicato	the int (defa	ternal OTG compar		ndicator. D) or internal VBUS	valid	RW	0			
6	DRVVBU	SEXTERNAL	0b: Pin ² support 1b: Pin ²	Selects between the internal and the external 5 V VBUS supply. RW 0 0b: Pin17 (CPEN) is disabled (output GND level). TUSB1210-Q1 does not support internal VBUS supply. 1b: Pin17 (CPEN) is set to '1' (output VDD33 voltage level) if DRVVBUS bit is '1', else Pin17 (CPEN) is disabled (output GND level) if DRVVBUS bit is '0'									
5	DRVVBU	S	0b : do 1b : driv Note: B	VBUS output control bit RW 0 0b : do not drive VBUS 1b : drive 5V on VBUS 1b 1b : drive 5V on VBUS Note: Both DRVVBUS and DRVVBUSEXTERNAL bits must be set to 1 in order to to set Pin17 (CPEN). CPEN pin can be used to enable an external VBUS supply 1b									
4	CHRGVB	US	first che that bot 0b : do	Charge VBUS through a resistor. Used for VBUS pulsing SRP. The Link must first check that VBUS has been discharged (see DischrgVbus register bit), and that both D+ and D- data lines have been low (SE0) for 2ms. RW 0 0b : do not charge VBUS 1b : charge VBUS 1b : charge VBUS									
3	DISCHRO	GVBUS	Dischar RX CM bit to 0	ge VBL D indica o stop not dis	US through a resist ating SessEnd has the discharge. charge VBUS		is bit to 1, it waits fo to 1, and then resets		RW	0			
2									RW	1			
1	DPPULLE	DOWN	0b : Pul	-down	5k Ohm pull-down r resistor not connected	cted to D+.			RW	1			
0	IDPULLU	Ρ	0b : Dis	able sa	III-up to the ID line a ampling of ID line. ampling of ID line.	and enables samplin	ng of the signal level.		RW	0			

7.5.12 OTG_CTRL_SET

ADDRESS OFFSET	0x0B	0x0B							
PHYSICAL ADDRESS	0x0B	x0B INSTANCE USB_SCUSB							
DESCRIPTION	This register doesn	This register doesn't physically exist.							
	It is the same as th '0' has no-action).	ne otg_ctrl register with read/set-only p	roperty (write '1' to set a particular bit, a write						
TYPE	RW								
WRITE LATENCY									



TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

www.ti.com

7	6	5	4	3	2	1	0
USEEXTERNA LVBUSINDICA TOR	DRVVBUSEXT ERNAL	DRVVBUS	CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	DPPULLDOWN	IDPULLUP
BITS	FIELD NAME			DESCRIP	TION	TYPE	RESET
7	USEEXTE	ERNALVBUSINDI	CATOR			RW	0
6	DR	VVBUSEXTERNA	L			RW	0
5		DRVVBUS				RW	0
4		CHRGVBUS				RW	0
3	I	DISCHRGVBUS				RW	0
2		DMPULLDOWN				RW	1
1		DPPULLDOWN				RW	1
0		IDPULLUP				RW	0

7.5.13 OTG_CTRL_CLR

ADDRESS OF	ADDRESS OFFSET 0x0C									
PHYSICAL A	DDRESS	0x0C		INSTANCE		USB_SCUSB				
DESCRIPTIO	N	This register doesn't physically exist.								
		It is the same as the otg_ctrl register with read/Clear-only property (write '1' to clear a particular bit, a write '0' has no-action).								
TYPE		RW								
WRITE LATE	NCY									
7	6	5	4	3	2	1	0			
USEEXTERNA LVBUSINDICA TOR		DRVVBUS	CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	DPPULLDOWN	IDPULLUP			
BITS	F	IELD NAME		DESCRI	PTION	TYPE	RESET			
7	USEEXTER	RNALVBUSINDICA	ATOR			RW	0			
6	DRV	/BUSEXTERNAL				RW	0			
5		DRVVBUS				RW	0			
4	(CHRGVBUS				RW	0			
3	DISCHRGVBUS					RW	0			
2	DMPULLDOWN					RW	1			
1	DI	PPULLDOWN				RW	1			
0		IDPULLUP				RW	0			

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



NSTRUMENTS

Texas

7.5.14 USB_INT_EN_RISE

ADDRESS	S OFFS	SET	0x0D							
PHYSICA	L ADD	RESS	0x0D							
DESCRIP	TION		If set, the bits in this register cause an interrupt event notification to be generated when the corresponding PHY signal changes from low to high. By default, all transitions are enabled.							
TYPE			RW							
WRITE LA	TENC	Y								
7		6	5		4	3	2		1	0
Reserv	ed	Reserved	Reserved IDGND_RISE SESSEND_RIS E SESSVALID_RI VBUS						'ALID_R Se	HOSTDISCON NECT_RISE
BITS		FIELD NAME		DESCRIPTION					TYPE	RESET
7		Reserved							R	0
6		Reserved							R	0
5		Reserved							R	0
4		IDGND_RISE		Gener	ate an interrupt e	vent notification w low to high.	hen IdGnd change	es from	RW	1
				Even		masked if IdPullup after IdPullup is s		nd for		
3		SESSEND_RIS	E	Gene	erate an interrupt	event notification v from low to high.	vhen SessEnd ch	anges	RW	1
2		SESSVALID_RIS	SE	E Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.					RW	1
1		VBUSVALID_RIS	SE	E Generate an interrupt event notification from low to				anges	RW	1
0	HOSTDISCONNECT_RISE				changes from low	t event notification to high. Applicable and DmPulldown I	e only in host mod		RW	1

7.5.15 USB_INT_EN_RISE_SET

ADDRESS OFFS	BET		0x0E								
PHYSICAL ADD	RESS		0x0E		INSTANCE	USB_SCUSB					
DESCRIPTION			This register doesn't physically exist.								
			It is the same as the usb_int_en_rise register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action).								
TYPE			RW								
WRITE LATENC	Y										
7	6		5	4	3	2		1	0		
Reserved	Reserv	ved	Reserved	IDGND_RISE	SESSEND_R E	IS SESSVALID_RI SE		SVALID_R ISE	HOSTDISCON NECT_RISE		
BITS			FIELD NAME	DESCR	RIPTION	TYPE		RESET			
7			Reserved			R		0			
6			Reserved		R				0		
5			Reserved			R			0		
4			IDGND_RISE			RW			1		
3 SES		ESSEND_RISE			RW			1			
2 SE		SSVALID_RISE			RW			1			
1 VBUSVALID_RISE				RW			1				
0		HOST	DISCONNECT_R E	IS		RW			1		

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



Texas

www.ti.com

7.5.16 USB_INT_EN_RISE_CLR

ADDRES	S OFF	SET	0x0F								
PHYSICA	AL ADD	RESS	0x0F		INSTANCE				USB_SCUSB		
DESCRIPTION			This register doesn't physically exist.								
				t is the same as the usb_int_en_rise register with read/clear-only property (write '1' to clear a particular it, a write '0' has no-action).							
TYPE			RW								
WRITE L	ATENC	Y									
7		6	5	4	3		2		1	0	
Reserv	ved	Reserved	Reserved	IDGND_RISE	SESSEN D_RISE	SESS	VALID_RI SE	VBUSVALID_R ISE		HOSTDISCON NECT_RISE	
BITS		FIELD N	AME	DE	DESCRIPTION		TYPE		RESET		
7		Reserv	ved						0		
6		Reserv	ved						0		
5		Reserv	ved				R			0	
4		IDGND_	RISE				RW			1	
3	SESSEND_RISE							RW		1	
2	SESSVALID_RISE						RW			1	
1	VBUSVALID_RISE						RW			1	
0		HOSTDISCON	NECT_RISE				RW			1	

7.5.17 USB_INT_EN_FALL

ADDRE	SS OFF	SET	0x10								
PHYSIC		RESS	0x10	x10 INSTANCE US					USB_SCUSB		
DESCRI	IPTION		If set, the bits in this register cause an interrupt event notification to be generated when the corresponding PHY signal changes from low to high. By default, all transitions are enabled.								
TYPE			RW								
WRITE	LATENC	Y									
7	7	6		5	4	3	2	1	0		
Reserved Reserved		Reserved	Re	leserved IDGND_FALL		SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL		
BITS	FIELD NAME				DE	SCRIPTION		TYPE	RESET		
7	Reserv	red						R	0		
6	Reserv	red						R	0		
5	Reserv	red				R	0				
4	IDGND	_FALL		Generate an interrupt event notification when IdGnd changes from high to low.				RW	1		
				Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1.							
3	SESSEND_FALL			Generate from high	an interrupt event to low.	s RW	1				
2	SESSVALID_FALL			Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.				es RW	1		
1	VBUS	/ALID_FALL		Generate an interrupt event notification when VbusValid changes from high to low.				es RW	1		
0	HOSTI	DISCONNECT_F	ALL	Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).					1		

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



Texas

7.5.18 USB_INT_EN_FALL_SET

ADDRESS OF	FSET	0x11								
PHYSICAL A	DDRESS	0x11		INSTANCE		USB_SCUSB				
DESCRIPTIO	DESCRIPTION		This register doesn't physically exist.							
		It is the same as the usb_int_en_fall register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action)								
TYPE		RW								
WRITE LATE	NCY									
7	6	5	4	3	2	1	0			
Reserved	Reserved	Reserved	IDGND_FALL	SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL			
BITS	FIELD	NAME		DESCRIPTIC	N	TYPE	RESET			
7	Rese	erved				R	0			
6	Rese	erved				R	0			
5	Rese	erved				R	0			
4	IDGND_FALL					RW	1			
3	SESSEND_FALL					RW	1			
2	SESSVA	LID_FALL				RW	1			
1	VBUSVA	LID_FALL				RW	1			
0	HOSTDISCO	NNECT_FALL				RW	1			

7.5.19 USB_INT_EN_FALL_CLR

ADDRESS OFFSET	0x12	0x12						
PHYSICAL ADDRESS	0x12	INSTANCE	USB_SCUSB					
DESCRIPTION	This register doesn't	This register doesn't physically exist.						
	It is the same as the bit, a write '0' has no		read/clear-only property (write '1' to clear a particular					
ТҮРЕ	RW							
WRITE LATENCY								

7	6 5		4	3	3 2		0	
Reserved		Reserved	Reserved	IDGND_FALL	SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL
BITS	BITS FIELD NAME				DESCRIPTIC	TYPE	RESET	
7	Rese	rved					R	0
6	Rese	rved					R	0
5	Rese	rved						0
4	IDGN	D_FALL					RW	1
3	SESS	SEN D_FALL					RW	1
2	SESS	SVALID_FALL					RW	1
1	VBUS	SVALID_FALL					RW	1
0	HOST	TDISCONNECT_F	ALL				RW	1



TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

www.ti.com

7.5.20 USB_INT_STS

ADDRE	ESS OFFS	SET	0x13									
PHYSIC	CAL ADD	RESS	0x13	0x13 INSTANCE USB_SCUSB								
DESCR			Indicates the cu	Indicates the current value of the interrupt source signal.								
TYPE			R									
WRITE	LATENC	Y										
	7	6	5	4	3	2	1		0			
Reserved Reserved			Reserved	IDGND	SESSEND	SESSVALID	VBUSVALID		HOSTDISCON NECT			
BITS	FIEL	D NAME	NAME DESCRIPTION					TYPE	RESET			
7	Reserve	d						R	0			
6	Reserve	d						R	0			
5	Reserve	d						R	0			
4	IDGND		Current value of UT	MI+ IdGnd output.				R	0			
			This bit is not updat 1.	ed if IdPullup bit is	reset to 0 and for	50 ms after IdPul	llup is set to					
3	SESSEN	ND	Current value of UT	MI+ SessEnd outp	ut.			R	0			
2	SESSVA	ALID	Current value of UT	MI+ SessValid out	put. SessValid is t	he same as UTM	I+ AValid.	R	0			
1	VBUSVA	ALID	Current value of UT	MI+ VbusValid out	put.			R	0			
0	HOSTDISCONNECT Current value of UTMI+ Hostdisconnect output.								0			
	Applicable only in host mode.											
			Automatically reset	to 0 when Low Pov	wer Mode is enter	ed.						
			NOTE: Reset value	is '0' when host is	connected.							
			Reset value is '1' wl	nen host is disconr	nected.							

7.5.21 USB_INT_LATCH

ADDRE	SS OFF	SET	0x14							
PHYSIC	AL ADD	RESS	0x14		INSTANCE	USB_SCUSB				
DESCRI	PTION		The PHY will aut	omatically clear a Y also clears this	II bits when the Li	change occurs on nk reads this regis rial Mode or Carkit	ster, or wl	nen Low I	Power Mode is	
		important to note	e that if register re	ad data is returne	the ULPI spec for ed to the Link in th immediately in th	ie same o	cycle that	a USB Interrupt		
			Note that it is optional for the Link to read the USB Interrupt Latch register in Synchronous Mode because the RX CMD byte already indicates the interrupt source directly							
TYPE			R							
WRITE I		Υ								
7		6	5	4	3	2		1	0	
Rese	rved	Reserved	Reserved	IDGND_LATCH	SESSEND_LA TCH	SESSVALID_L ATCH	VBUSVALID_L ATCH		HOSTDISCON NECT_LATCH	
BITS		FIELD NAME		C	DESCRIPTION			TYPE	RESET	
7	Reserv	ved						R	0	
6	Reserv	ved							0	
5	Reserv	ved					R	0		
4	IDGNE	D_LATCH		Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared R when this register is read.					0	
3	SESSE	END_LATCH		Set to 1 by the PHY when an unmasked event occurs on SessEnd. R Cleared when this register is read.						
2	SESS	/ALID_LATCH	Set to 1 by t Cleared whe AValid.	he PHY when an en this register is r	unmasked event o ead. SessValid is	occurs on SessVa the same as UTM	lid. 1I+	R	0	
1	VBUS	/ALID_LATCH		he PHY when an en this register is r		occurs on VbusVa	lid.	R	0	
0 HOSTDISCONNECT_LA CH				he PHY when an ect. Cleared wher		occurs on ead. Applicable on	ly in	R	0	
			NOTE: As the host status	is IT is enabled b	y default, the rese	et value depends c	on the			
			Reset value	is '0' when host is	connected.					
			Reset value	is '1' when host is	disconnected.					



TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

7.5.22 DEBUG

ADDRESS OFFSET	0x15						
PHYSICAL ADDRESS	0x15	INSTANCE	USB_SCUSB				
DESCRIPTION	Indicates the current value of vario	ndicates the current value of various signals useful for debugging.					
ТҮРЕ	R						
WRITE LATENCY							

7		6	5		4	3	2	1		0
			·	Rese	erved			L	INESTAT	E
BITS	FIE	LD NAME			DE	SCRIPTION			TYPE	RESET
7	Reserv	ed							R	0
6	Reserv	ed							R	0
5	Reserv	ed							R	0
4	Reserv	ed							R	0
3	Reserv	ed							R	0
2	Reserv	ed							R	0
1:00	LINES					e of the single end neState[0]) and DM			R	0x0
			Read 0x0:	SE0 (L	S/FS), Squelch (H	IS/Chirp)				
			Read 0x1:	LS: 'K'	State,					
				FS: 'J'	State,					
				HS: IS	quelch,					
				Chirp:	Squelch & HS_D	ifferential_Receive	er_Output			
			Read 0x2:	LS: 'J'	State,					
				FS: 'K'	State,					
				HS: Inv	valid,					
				Chirp:	Squelch & !HS_D	0ifferential_Receiv	er_Output			
			Read 0x3:	SE1 (L	S/FS), Invalid (HS	S/Chirp)				

7.5.23 SCRATCH_REG

ADDRESS OFFSET	0x16							
PHYSICAL ADDRESS	0x16	INSTANCE	USB_SCUSB					
DESCRIPTION	Empty register byte for testing purposes. Software can read, write, set, and clear this register and the PHY functionality will not be affected.							
TYPE	RW	RW						
WRITE LATENCY								

7	6	5	4	3	2	1	0
			SCR	ATCH			
BITS	FIELD NAME		DESCRIPT	ION		TYPE	RESET
7:00	SCRATCH		Scratch da	ata.		RW	0x00

7.5.24 SCRATCH_REG_SET

ADDRESS	OFFSET	0x17								
PHYSICAI		0x17		INSTANCE		USB_SCUSB				
DESCRIPT	ΓΙΟΝ	This register do	This register doesn't physically exist.							
		It is the same a write '0' has no-		g register with read	l/set-only propert	ty (write '1' to s	et a particular bit, a			
TYPE		RW								
WRITE LA	TENCY									
7	6	5	4	3	2	1	0			
			SCF	RATCH						
BITS	FIELD NAM	E	DES	CRIPTION		TYPE	RESET			
7:00	SCRATCH					RW	0x00			

7.5.25 SCRATCH_REG_CLR

ADDRESS C	FFSET	0x18								
PHYSICAL A	DDRESS	0x18		INSTANCE		USB_SCUSE	3			
DESCRIPTIC	DN .	This register do	This register doesn't physically exist.							
		It is the same a '0' has no-actio		with read/clear-on	ly property (write	e '1' to clear a	particular bit, a write			
TYPE		RW	RW							
WRITE LATE	ENCY									
7	6	5	4	3	2	1	0			
	L	- 11	SCR	ATCH						
BITS	FIELD N	AME	DE	SCRIPTION		TYPE	RESET			
7:00	SCRATCH					RW	0x00			

TUSB1210-Q1

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014

www.ti.com

7.5.26 VENDOR_SPECIFIC1

ADDRE	ESS OFFS	SET	0x3D								
PHYSIC	CAL ADD	RESS	0x3D	x3D INSTANCE USB_SCUSB							
DESCR			Power Control register .								
TYPE			RW								
WRITE	LATENC	Y									
	7	6	5	4	3	2		1	0		
SP	ARE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	S	PARE	ABNORMALST RESS_EN		
BITS	FI	ELD NAME		DES	SCRIPTION			TYPE	RESET		
7	SPARE		Reserved. The li	nk must never wr	ite a 1b to this bit.			RW	0		
6	MNTR_\	/USBIN_OK_EN			Ds for high to low o K. This bit is provid		I	RW	0		
5	ID_FLO	AT_EN			Ds for high to low on the low of		5.	RW	0		
4	ID_RES	_EN		_RESA, ID_RESE	Ds for high to low of and ID_RESC. T		d for	RW	0		
3	BVALID	_FALL	changes from high	Enables RX CMDs for high to low transitions on BVALID. When BVALID RW 0 changes from high to low, the USB TRANS will send an RX CMD to the link with the alt_int bit set to 1b.							
				This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.							
2	BVALID	_RISE		w to high, the USE	transitions on BV 3 Trans will send a			RW	0		
	This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.										
1	SPARE		Reserved. The li	nk must never wr	ite a 1b to this bit.			RW	0		
0	ABNORI N	MALSTRESS_E			Ds for low to high a S. This bit is prov		g	RW	0		

7.5.27 VENDOR_SPECIFIC1_SET

ADDRESS OFFSET	0x3E								
PHYSICAL ADDRESS	0x3E	INSTANCE	USB_SCUSB						
DESCRIPTION	This register doesn't physically e	This register doesn't physically exist.							
	It is the same as the func_ctrl re '0' has no-action).	gister with read/s	set-only property (write '1' to set a particular bit, a write						
TYPE	RW								
WRITE LATEN CY									

7	,	6	5	4	3	2		1	0
SPA	RE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	S	PARE	ABNORMALST RESS_EN
BITS		FIELD N	AME		DESCRIPTI		TYPE	RESET	
7	SPARE	Ē						RW	0
6	MNTR_VUSBIN_OK_EN							RW	0
5	ID_FLC	DAT_EN						RW	0
4	ID_RE	S_EN						RW	0
3	BVALI	D_FALL						RW	0
2	BVALI	D_RISE						RW	0
1	SPARE	Ē						RW	0
0	ABNO	RMALSTRESS_E	N					RW	0

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



www.ti.com

7.5.28 VENDOR_SPECIFIC1_CLR

ADDRES	SS OFF	SET	0x3F									
PHYSIC	AL ADD	RESS	0x3F		INSTANCE USB_SCUS		USB					
DESCRI	PTION		This register does	This register doesn't physically exist.								
				t is the same as the func_ctrl register with read/clear-only property (write '1' to clear a particular bit, a write '0' has no-action).								
TYPE			RW									
WRITE I	LATENC	Y										
7	,	6	5	4	3	2		1	0			
SPA	RE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	ę	SPARE	ABNORMALST RESS_EN			
BITS		FIELD N	AME		DESCRIPT	ION		TYPE	RESET			
7	SPARE	Ξ						RW	0			
6	MNTR.	_VUSBIN_OK_EN	1					RW	0			
5	ID_FLC	DAT_EN						RW	0			
4	ID_RE	S_EN						RW	0			
3	BVALI	D_FALL						RW	0			
2	BVALI	D_RISE						RW	0			
1	SPARE	Ξ						RW	0			
0	ABNO	RMALSTRESS_E	N					RW	0			

7.5.29 VENDOR_SPECIFIC2

ADDRESS	OFFSET	0x80									
PHYSICAI	ADDRESS	0x80		INSTANCE	USB_SCUSB						
DESCRIP	ΓΙΟΝ	Eye diagram pro	Eye diagram programmability and DP/DM swap control.								
TYPE		RW	RW								
WRITE LA	TENCY										
7	6	5	4	3	2	1	0				
SPAR	E DATAPOLAR Y	IT ZHS	ZHSDRV IHSTX								
BITS	FIELD NAME		DESC	CRIPTION		TYPE	RESET				
7	SPARE					RW	0				
6 DATAPOLARITY Control data polarity on dp/dm				RW	1						
5:04	ZHSDRV	High speed output	ut impedance con	figuration for eye	diagram tuning :	RW	0x0				
		00 45.455 Ω									
		01 43.779 Ω)1 43.779 Ω								
		10 42.793 Ω									
		11 42.411 Ω									
3:00	IHSTX	High speed output	ut drive strength c	configuration for e	ye diagram tuning	: RW	0x1				
		0000 17.928 mA									
		0001 18.117 mA									
		0010 18.306 mA									
		0011 18.495 mA									
		0100 18.683 mA									
		0101 18.872 mA									
		0110 19.061 mA	0110 19.061 mA								
		0111 19.249 mA									
		1000 19.438 mA									
		1001 19.627 mA									
		1010 19.816 mA									
		1011 20.004 mA									
		1100 20.193 mA									
		1101 20.382 mA									
			1110 20.570 mA								
		1111 20.759 mA									
		IHSTX[0] is also the									
		IHSTX[0] = 0 à AC									
		IHSTX[0] = 1 à AC	BOOST is enab	led							

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



NSTRUMENTS

Texas

7.5.30 VENDOR_SPECIFIC2_SET

ADDRESS OFF	SET	0x81	31					
PHYSICAL ADD	RESS	0x81 INSTANCE USB_SCUSB						
DESCRIPTION		This register doe	sn't physically exi	st.				
			t is the same as the VENDOR_SPECIFIC1 register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action).					
TYPE		RW						
WRITE LATENC	Υ							
7	6	5 4 3 2 1			1	0		
SPARE	DATAPOLARIT Y	APOLARIT ZHSDRV		IHSTX				

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	SPARE		RW	0
6	DATAPOLARITY		RW	1
5:04	ZHSDRV		RW	0x0
3:00	IHSTX		RW	0x1

7.5.31 VENDOR_SPECIFIC2_CLR

ADDRESS OFFS	SET	0x82					
PHYSICAL ADD	PHYSICAL ADDRESS 0x82 INSTANCE USB_SCUSB						
DESCRIPTION		This register doesn't physically exist.					
It is the same as the VENDOR_SPECIFIC1 register with read/clear-only property (write '1' particular bit, a write '0' has no-action).					rite '1' to clear a		
TYPE		RW					
WRITE LATENC	Y						
7	6	5 4 3 2 1 0					0
SPARE	DATAPOLARIT Y	ZHS	DRV	IHSTX			

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	SPARE		RW	0
6	DATAPOLARITY		RW	1
5:04	ZHSDRV		RW	0x0
3:00	IHSTX		RW	0x1

7.5.32 VENDOR_SPECIFIC1_STS

ADDRESS OFFS	SET	0x83					
PHYSICAL ADD	RESS	0x83 INSTANCE USB_SCUSB					
DESCRIPTION		Indicates the current value of the interrupt source signal.					
TYPE		R					
WRITE LATEN CY							
7	6	5	4	3	2	1	0
Reserved	MNTR_VUSBI N_OK_STS	ABNORMALST RESS_STS	ID_FLOAT_ST S	ID_RESC_STS	ID_RESB_STS	ID_RESA_STS	BVALID_STS

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	Reserved		R	0
6	MNTR_VUSBIN_OK_STS	Current value of MNTR_VUSBIN_OK output	R	0
5	ABNORMALSTRESS_STS	Current value of ABNORMALSTRESS output	R	0
4	ID_FLOAT_STS	Current value of ID_FLOAT output	R	0
3	ID_RESC_STS	Current value of ID_RESC output	R	0
2	ID_RESB_STS	Current value of ID_RESB output	R	0
1	ID_RESA_STS	Current value of ID_RESA output	R	0
0	BVALID_STS	Current value of VB_SESS_VLD output	R	0



7.5.33 VENDOR_SPECIFIC1_LATCH

ADDRESS OFF	SET	0x84					
PHYSICAL ADD	RESS	0x84 INSTANCE USB_SCUSB					
DESCRIPTION These bits are set by the PHY when an unmasked change occurs on the corresponding into The PHY will automatically clear all bits when the Link reads this register, or when Low Powentered. The PHY also clears this register when Serial mode is entered regardless of the vacuum clockSuspendM. The PHY follows the rules defined in Table 26 of the ULPI spec for setting any latch register					Power Mode is e value of		
TYPE		R					
WRITE LATENC	Y						
7	6	5 4 3 2 1 0					0
Reserved	MNTR_VUSBI N_OK_LATCH	ABNORMALST RESS_LATCH	ID_FLOAT_LA TCH	ID_RESC_LAT CH	ID_RESB_LAT CH	ID_RESA_LAT CH	BVALID_LATC H

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	Reserved		R	0
6	MNTR_VUSBIN_OK_LATCH	Set to 1 when an unmasked event occurs on MNTR_VUSBIN_OK_LATCH. Clear on read register.	R	0
5	ABNORMALSTRESS_LATCH	Set to 1 when an unmasked event occurs on ABNORMALSTRESS. Clear on read register.	R	0
4	ID_FLOAT_LATCH	Set to 1 when an unmasked event occurs on ID_FLOAT. Clear on read register.	R	0
3	ID_RESC_LATCH	Set to 1 when an unmasked event occurs on ID_RESC. Clear on read register.	R	0
2	ID_RESB_LATCH	Set to 1 when an unmasked event occurs on ID_RESB. Clear on read register.	R	0
1	ID_RESA_LATCH	Set to 1 when an unmasked event occurs on ID_RESA. Clear on read register.	R	0
0	BVALID_LATCH	Set to 1 when an unmasked event occurs on VB_SESS_VLD. Clear on read register.	R	0



7.5.34 VENDOR_SPECIFIC3

ADDRES	S OFFSET	0x85								
PHYSICA	L ADDRESS	0x85	INSTA	NCE	USB_SCUSB					
DESCRIP	DESCRIPTION		L.							
ТҮРЕ		RW	RW							
WRITE L	ATENCY									
7	6	5	4	3	2	1	0			
RESER	VED SOF_EN	CPEN_OD	CPEN_ODOS	IDGND_DRV		VUSB3V3_VSE	L			
BITS	FIELD NAME		DESCRI	PTION		TYPE	RESET			
7	Reserved					RW	0			
6	SOF_EN	0: HS USB SOF de	tector disabled.			RW	0			
		1: Enable HS USB	SOF detection wh	en PHY is set in	device mode.					
	SOF are output on CPEN pin. HS USB SOF (start-of-frame) output clock is available on CPEN pin when this bit is set. HS USB SOF packet rate is 8 kHz.									
		This bit is provided write to '1' in function								
5	CPEN_OD	This bit has no effe	RW	0						
		0: CPEN pad is in C	OS (Open Source)							
		In this case CPEN LOW.	pin has an interna							
		Externally there sho supply voltage (max								
		1: CPEN pad is in C	OD (Open Drain) n	node						
		In this case CPEN HIGH.	pin has an intern	al PMOS driver,	and will be active					
		Externally there sho GND.	ould be a pull-dov	vn resistor on C	PEN (min 1 kΩ to					
4	CPEN_ODOS	Mode selection bit f	or CPEN pin.			RW	0			
		0 : CPEN pad is in	CMOS mode							
		1: CPEN pad is in 0 (controlled by CPE)		or OS (Open Sou	irce) mode					
3	IDGND_DRV	Drives ID pin to gro	und			RW	0x0			
2:00	VUSB3V3_VSEL	000 VRUSB3P1V =	= 2.5 V	RW	0x3					
		001 VRUSB3P1V = 2.75 V								
		010 VRUSB3P1V =	010 VRUSB3P1V = 3.0 V							
		011 VRUSB3P1V =	3.10 V (default)							
		100 VRUSB3P1V =	= 3.20 V							
		101 VRUSB3P1V =	= 3.30 V							
		110 VRUSB3P1V =	= 3.40 V							
		111 VRUSB3P1V =	= 3.50 V							

SLLSEL4A-SEPTEMBER 2014-REVISED OCTOBER 2014



www.ti.com

7.5.35 VENDOR_SPECIFIC3_SET

ADDRESS OFF	SET	0x86	Dx86					
PHYSICAL ADI	DRESS	0x86		INSTANCE USB_SCUSB		JSB		
DESCRIPTION								
TYPE		RW	RW					
WRITE LATEN	CY							
7	6	5	4	3	2	1	0	
RESERVED	SOF_EN	CPEN_OD CPEN_ODOS IDGND_DRV VUSB3V3_VSEL						
BITS	FIELD	FIELD NAME		DESCRIPTION		TYPE	RESET	
7	Res	erved				RW	0	
6	SO	F_EN				RW	0	
5	CPEN_OD					RW	0	
4	CPEN _ODOS					RW	0	
3	IDGND_DRV					RW	0x0	
2:00	VUSB3	V3_VSEL				RW	0x3	

7.5.36 VENDOR_SPECIFIC3_CLR

ADDRESS OFF	SET	0x87	0x87					
PHYSICAL AD	DRESS	0x87		INSTANCE	USB_SCUSE	USB_SCUSB		
DESCRIPTION								
TYPE		RW						
WRITE LATEN	CY							
7	6	5	4	3	2	1	0	
RESERVED	SOF_EN	CPEN_OD CPEN_ODOS IDGND_DRV VUSB3V3_VSEL						
BITS	FIELD N	AME	DESCRIPTION		TYPE	RESET		
7	Reserve	ed				RW	0	
6	SOF_E	N				RW	0	
5	CPEN_OD					RW	0	
4	CPEN_ODOS					RW	0	
3	IDGND_DRV					RW	0x0	
2:00	VUSB3V3_	VSEL				RW	0x3	



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

Figure 5 shows the suggested application diagram (Host or OTG, ULPI input-clock mode).

8.2 Typical Application

8.2.1 Host or OTG, ULPI Input Clock Mode Application

Figure 5 shows a suggested application diagram for TUSB1210-Q1 in the case of ULPI input-clock mode (60 MHz ULPI clock is provided by link processor), in Host or OTG application. Note this is just one example, it is of course possible to operate as HOST or OTG while also in ULPI output-clock mode.



- A. Pin 11 (CS) : can be tied high to VI_O if CS_OUT pin unavailable; Pin 14 (CFG) : tie-high is Don't Care since ULPI clock is used in input mode
- B. Pin 1 (REFCLK) : must be tied low
- C. Ext 3 V supply supported

Ε.

- D. Pin 27 (RESETB) can be tied to V_{DDIO} if unused.
 - Pins labeled N/C (no-connect) are truly no-connect, and can be tied or left floating.

Figure 5. Host or OTG, ULPI Input Clock Mode Application Diagram



Typical Application (continued)

8.2.1.1 Design Requirements

Table	9.	Design	Parameters
-------	----	--------	------------

DESIGN PARAMETER	EXAMPLE VALUE				
V _{BAT}	3.3 V				
V _{DDIO}	1.8 V				
V _{BUS}	5.0 V				
USB Support	HS, FS, LS				
USB On the Go (OTG)	Yes				
Clock Sources	60 MHz Clock				


8.2.1.2 Detailed Design Procedure

Connect the TUSB1210 device as is shown in Figure 5.

Follow the Board Guidelines of the Application Report, SWCA124.

8.2.1.2.1 Unused Pins Connection

- VBUS: Input. Recommended to tie to GND if unused. However leaving V_{BUS} floating is also acceptable since internally there is an 80 kΩ resistance to ground.
- **REFCLK:** Input. If REFCLK is unused, and 60 MHz clock is provided by MODEM (60 MHz should be connected to CLOCK pin in this case) then tie REFCLK to GND.
- CFG: Tie to GND if REFCLK is 19.2MHz, or tie to V_{DDIO} if REFCLK is 26 MHz. Tie to either GND or V_{DDIO} (doesn't matter which) if REFCLK not used (i.e., ULPI input clock configuration).




8.2.1.3 Application Curve

Figure 6. High-Speed Eye Diagram

8.2.2 Device, ULPI Output Clock Mode Application

Figure 7 shows a suggested application diagram for TUSB1210-Q1 in the case of ULPI output clock mode (60 MHz ULPI clock is provided by TUSB1210-Q1, while link processor or another external circuit provides REFCLK), in Device mode application. Note this is just one example, it is of course possible to operate as Device while also in ULPI input-clock mode. Refer also to Figure 5.



- A. Pin 11 (CS) : can be tied high to V_{IO} if CS_OUT pin unavailable; Pin 14 (CFG) : Tied to V_{DDIO} for 26MHz REFCLK mode here, tie to GND for 19.2MHz mode.
- B. Pin 1 (REFCLK) : connect to external 3.3V square-wave reference clock
- C. Ext 3 V supply supported
- D. Pin 27 (RESETB) can be tied to V_{DDIO} if unused.
- E. Pins labeled N/C (no-connect) are truly no-connect, and can be tied or left floating.

Figure 7. Device, ULPI Output Clock Mode Application Diagram

8.2.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V _{BAT}	3.3 V
V _{DDIO}	1.8 V
V _{BUS}	5.0 V
USB Support	HS, FS, LS
Clock Sources	26 MHz or 19.2 MHz Oscillator

Table 10. Design Parameters

8.2.2.2 Detailed Design Procedure

Connect the TUSB1210 device as is shown in Figure 7.

Follow the Board Guidelines of the Application Report, SWCA124.

8.2.2.2.1 Unused Pins Connection

- **ID:** Input. Leave floating if unused or TUSB1210-Q1 is Device mode only. Tie to GND through RID < 1 kOhm if Host mode.
- **REFCLK:** Input. If REFCLK is unused, and 60 MHz clock is provided by MODEM (60 MHz should be connected to CLOCK pin in this case) then tie REFCLK to GND.
- CFG: Tie to GND if REFCLK is 19.2MHz, or tie to V_{DDIO} if REFCLK is 26 MHz. Tie to either GND or V_{DDIO} (doesn't matter which) if REFCLK not used (i.e., ULPI input clock configuration).

8.2.2.3 Application Curve




Figure 8. Full-Speed Eye Diagram



8.3 External Components

FUNCTION	COMPONENT	REFERENCE	VALUE	NOTE	LINK					
V _{DDIO}	Capacitor	CVDDIO	100 nF	Suggested value, application dependent	Figure 5					
V _{DD33}	Capacitor	CVDD33	2.2 µF	Range: [0.45 μF : 6.5 μF] , ESR = [0 : 600 mΩ] for f> 10 kHz	Figure 5					
V _{DD15}	Capacitor	CVDD15	2.2 µF	Range: [0.45 μF : 6.5 μF] , ESR = [0 : 600 mΩ] for f> 10 kHz	Figure 5					
V _{DD18}	Capacitor	Ext 1.8V supply CVDD18	100 nF	Suggested value, application dependent	Figure 5					
V _{BAT}	Capacitor	CBYP	100 nF ⁽¹⁾	Range: [0.45 μF : 6.5 μF] , ESR = [0 : 600 mΩ] for f> 10 kHz	Figure 5					
V _{BUS}	Capacitor	CVBUS	See Table 12	Place close to USB connector	Figure 5					

Table 11. TUSB1210-Q1 External Components

(1) Recommended value but 2.2 uF may be sufficient in some applications

Table 12. TUSB1210-Q1 $\rm V_{BUS}$ Capacitors

FUNCTION	COMPONENT	REFERENCE	REFERENCE VALUE NOTE		LINK
VBUS - HOST	Capacitor	CVBUS	>120 µF		Figure 5
VBUS – DEVICE	Capacitor	CVBUS	4.7 μF	Range: 1.0 μF to 10.0 μF	Figure 5
VBUS - OTG	Capacitor	CVBUS	4.7 μF	Range: 1.0 μF to 6.5 μF	Figure 5



9 Power Supply Recommendations

 V_{BUS} , and V_{BAT} , and V_{DDIO} , are needed for power the TUSB1210-Q1. Recommended operation is for V_{BAT} to be present before V_{DDIO} . Applying V_{DDIO} before V_{BAT} to TUSB1210 is not recommended as there is a diode from V_{DDIO} to V_{BAT} which will be forward biased when V_{DDIO} is present but V_{BAT} is not present. TUSB1210-Q1 does not strictly require V_{BUS} to function.

9.1 TUSB1210 Power Supply

- The V_{DDIO} pins of the TUSB1210-Q1 supply 1.8 V (nominal) power to the core of the TUSB1210-Q1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BAT} pin of the TUSB1210-Q1 supply 3.3 V (nominal) power rail to the TUSB1210-Q1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5.0 V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5.0 V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.

9.2 Ground

It is recommended that almost one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

9.3 Power Providers

Table 13 is a summary of TUSB1210-Q1 power providers.

NAME	USAGE	TYPE	TYPICAL VOLTAGE (V)	MAXIMUM CURRENT (mA)
V _{DD15}	Internal	LDO	1.5	50
V _{DD18}	External	LDO	1.8	30
V _{DD33}	Internal	LDO	3.1	15

Table 13. Power Providers⁽¹⁾

(1) V_{DD33} may be supplied externally, or by shorting the V_{DD33} pin to V_{BAT} pin provided V_{BAT} min is in range [3.2 V : 3.6 V]. Note that the V_{DD33} LDO will always power-on when the chip is enabled, irrespective of whether V_{DD33} is supplied externally or not. In the case the V_{DD33} pin is not supplied externally in the application, the electrical specs for this LDO are provided below.

9.4 Power Modules

9.4.1 V_{DD33} Regulator

The V_{DD33} internal LDO regulator powers the USB PHY, charger detection, and OTG functions of the USB subchip inside TUSB1210-Q1. Power Characteristics describes the regulator characteristics.

 V_{DD33} regulator takes its power from V_{BAT} .

Since the USB2.0 standard requires data lines to be biased with pullups biased from a supply greater than 3 V, and since V_{DD33} regulator has an inherent voltage drop from its input, V_{BAT} , to its regulated output, TUSB1210-Q1 will not meet USB 2.0 Standard if operated from a battery whose voltage is lower than 3.3 V.

9.4.2 V_{DD18} Supply

The V_{DD18} supply is powered externally at the V_{DD18} pin. See Table 11 for external components.

9.4.3 V_{DD15} Regulator

The V_{DD15} internal LDO regulator powers the USB subchip inside TUSB1210-Q1. Power Characteristics describes the regulator characteristics.



9.5 Power Consumption

Table 14 describes the power consumption depending on the use cases.

NOTE

The typical power consumption is obtained in the nominal operating conditions and with the TUSB1210-Q1 standalone.

MODE	CONDITIONS	SUPPLY	TYPICAL CONSUMPTION	UNIT			
		I _{VBAT}	8				
OFF Mode	V _{BAT} = 3.6 V, V _{DDIO} = 1.8 V, V _{DD18} = 1.8 V, CS = 0 V						
OFF Mode	= 1.8 V, CS = 0 V	I _{VDD18}	5	μA			
		I _{TOTAL}	16				
		I _{VBAT}	204				
Suspend Mede	V _{BUS} = 5 V, V _{BAT} = 3.6 V, V _{DDIO} =	I _{VDDIO}	3				
Suspend Mode	1.8 V, No clock	I _{VDD18}	3	μA			
		I _{TOTAL}	210				
		I _{VBAT}	24.6				
HS USB Operation	V _{BAT} = 3.6 V, V _{DDIO} = 1.8 V, V _{DD18}	I _{VDDIO}	1.89				
(Synchronous Mode)	= 1.8 V, active USB transfer	I _{VDD18}	21.5	mA			
		I _{TOTAL}	48				
		I _{VBAT}					
FS USB Operation	$V_{BAT} = 3.6 \text{ V}, V_{DDIO} = 1.8 \text{ V}, \text{ active}$	I _{VDDIO}	1.81	~ ^			
(Synchronous Mode)	USB transfer	I _{VDD18}	4.06	mA			
		I _{TOTAL}	31.7				
		I _{VBAT}	237				
Depart Made	RESETB = 0 V, V _{BUS} = 5 V, V _{BAT}	I _{VDDIO}	3				
Reset Mode	= 3.6 V, V _{DDIO} = 1.8 V, No clock	I _{VDD18}	3	μA			
		I _{TOTAL}	243				

Table 14. Power Consumption

TUSB1210-Q1 SLLSEL4A – SEPTEMBER 2014 – REVISED OCTOBER 2014 TEXAS INSTRUMENTS

www.ti.com

10 Layout

10.1 Layout Guidelines

- The V_{DDIO} pins of the TUSB1210-Q1 supply 1.8-V (nominal) power to the core of the TUSB1210-Q1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BAT} pin of the TUSB1210-Q1 supply 3.3-V (nominal) power rail to the TUSB1210-Q1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5-V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.
- All power rails require 0.1 µF decoupling capacitors for stability and noise immunity. The smaller decoupling capacitors should be placed as close to the TUSB1210-Q1 power pins as possible with an optimal grouping of two of differing values per pin.

10.2 Layout Example




Figure 9. TUSB1210-Q1 Layout Example



11 Device and Documentation Support

11.1 Documentation Support

SLLZ066 *Silicon Errata.* Describes the known exceptions to the functional specifications for the TUSB1210-Q1.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

- TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

11.5.1 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

12.1 Via Channel

The T package has been specially engineered with Via Channel technology. This allows larger than normal PCB via and trace sizes and reduced PCB signal layers to be used in a PCB design with the 0.65-mm pitch package, and substantially reduces PCB costs. It allows PCB routing in only two signal layers (four layers total) due to the increased layer efficiency of the Via Channel BGA technology.

Via Channel technology implemented on the [*your package*] package makes it possible to build an [*your device*]based product with a 4-layer PCB, but a 4-layer PCB may not meet system performance goals. Therefore, system performance using a 4-layer PCB design must be evaluated during product design.

12.2 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB1210BRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	T1210Q1	Samples
TUSB1210BRHBTQ1	ACTIVE	VQFN	RHB	32	250	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	T1210Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF TUSB1210-Q1 :

Catalog : TUSB1210

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1210BRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TUSB1210BRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1210BRHBRQ1	VQFN	RHB	32	3000	346.0	346.0	33.0
TUSB1210BRHBTQ1	VQFN	RHB	32	250	210.0	185.0	35.0

RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated