

SNOS792D-MAY 1999-REVISED MARCH 2013

LM6172 Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers

Check for Samples: LM6172

FEATURES

- (Typical Unless Otherwise Noted)
- Easy to Use Voltage Feedback Topology
- High Slew Rate 3000V/µs
- Wide Unity-Gain Bandwidth 100MHz
- Low Supply Current 2.3mA/Channel
- High Output Current 50mA/channel
- Specified for ±15V and ±5V Operation

APPLICATIONS

- Scanner I-to-V Converters
- **ADSL/HDSL Drivers**
- Multimedia Broadcast Systems
- **Video Amplifiers**
- NTSC, PAL and SECAM Systems

LM6172 Driving Capacitive Load

- **ADC/DAC Buffers**
- **Pulse Amplifiers and Peak Detectors**

C₁ =150 pF 5V/div 5V/div C_I =1000 pF

500ns

Connection Diagram




Figure 1. Top View 8-Pin See Package Numbers P (PDIP) and D (SOIC)


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of **A**A Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

DESCRIPTION

The LM6172 is a dual high speed voltage feedback amplifier. It is unity-gain stable and provides excellent DC and AC performance. With 100MHz unity-gain bandwidth, 3000V/µs slew rate and 50mA of output current per channel, the LM6172 offers high performance in dual amplifiers; yet it only consumes 2.3mA of supply current each channel.

The LM6172 operates on ±15V power supply for systems requiring large voltage swings, such as ADSL, scanners and ultrasound equipment. It is also specified at ±5V power supply for low voltage applications such as portable video systems.

The LM6172 is built with TI's advanced VIP III (Vertically Integrated PNP) complementary bipolar process. See the LM6171 datasheet for a single amplifier with these same features.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

ESD Tolerance ⁽³⁾	Human Body Model	3kV				
	Machine Model	300V				
Supply Voltage (V ⁺ – V ⁻)		36V				
Differential Input Voltage						
Common Mode Voltage Range		V ⁺ +0.3V to V ⁻ -0.3V				
Input Current						
Output Short Circuit to Ground ⁽⁴⁾		Continuous				
Storage Temp. Range		−65°C to +150°C				
Maximum Junction Temperature ⁽⁵⁾		150°C				
Soldering Information	Infrared or Convection Reflow (20 sec.)	235°C				
	Wave Soldering Lead Temp (10 sec.)	260°C				

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

- Human body model, $1.5k\Omega$ in series with 100pF. Machine Model, 200Ω in series with 100pF. (3)
- Continuous short circuit operation can result in exceeding the maximum allowed junction temperature of 150°C. (4)
- The maximum power dissipation is a function of $T_{J(max)}$, $\tilde{\theta}_{JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board. (5)

Operating Ratings⁽¹⁾

Supply Voltage	Supply Voltage					
Operating Temperature Range	LM6172I	−40°C to +85°C				
Thermal Resistance (θ _{JA})	P Package, 8-Pin PDIP	95°C/W				
	D Package, 8-Pin SOIC	160°C/W				

Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for (1)which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

±15V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$, and $R_L = 1k\Omega$. Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур (1)	LM6172I Limit (2)	Units	
V _{OS}	Input Offset Voltage		0.4	3	mV	
				4	max	
TC V _{OS}	Input Offset Voltage Average Drift		6		µV/°C	
I _B	Input Bias Current		1.2	3	μA	
				4	max	
los	Input Offset Current		0.02	2	μA	
				3	max	
R _{IN}	Input Resistance	Common Mode	40		MO	
		Differential Mode	4.9		MΩ	
R _O	Open Loop Output Resistance		14		Ω	

Typical Values represent the most likely parametric normal. (1)

All limits are guaranteed by testing or statistical analysis. (2)



www.ti.com



www.ti.com

±15V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$, and $R_L = 1k\Omega$. **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Тур (1)	LM6172I Limit (2)	Units
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10V$	110	70	dB
				65	min
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 15V$ to $\pm 5V$	95	75	dB
				70	min
V _{CM}	Input Common Mode Voltage Range	CMRR ≥ 60dB	±13.5		V
۹ _V	Large Signal Voltage Gain ⁽³⁾	$R_L = 1k\Omega$	86	80	dB
				75	min
		R _L = 100Ω	78	65	dB
				60	min
Vo	Output Swing	$R_L = 1k\Omega$	13.2	12.5	V
				12	min
			-13.1	-12.5	V
				-12	max
		R _L = 100Ω	9	6	V
				5	min
			-8.5	-6	V
				-5	max
	Continuous Output Current	Sourcing, $R_L = 100\Omega$	90	60	mA
				50	min
	(Open Loop) ⁽⁴⁾	Sinking, $R_L = 100\Omega$	-85	-60	mA
				-50	max
SC	Current Outrut Chart Circuit	Sourcing	107		mA
	Current Output Short Circuit	Sinking	-105		mA
S	Supply Current	Both Amplifiers	4.6	8	mA
				9	max

(3) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For $V_S = \pm 15V$, $V_{OUT} = \pm 5V$. For $V_S = \pm 5V$, $V_{OUT} = \pm 1V$.

(4) The open loop output current is the output swing with the 100Ω load resistor divided by that resistor.

www.ti.com

±15V AC Electrical Characteristics

Unless otherwise specified, $T_J = 25^{\circ}C$, $V^+ = +15V$, $V^- = -15V$, $V_{CM} = 0V$, and $R_L = 1k\Omega$

Symbol	Parameter	Conditions	LM6172I Typ ⑴	Units
SR	Slew Rate	$A_V = +2, V_{IN} = 13 V_{PP}$	3000	V/µs
		$A_V = +2$, $V_{IN} = 10 V_{PP}$	2500	V/µs
	Unity-Gain Bandwidth		100	MHz
	-3 dB Frequency	A _V = +1	160	MHz
		A _V = +2	62	MHz
	Bandwidth Matching between Channels		2	MHz
φ _m	Phase Margin		40	Deg
t _s	Settling Time (0.1%)		65	ns
A _D	Differential Gain ⁽²⁾		0.28	%
Φ _D	Differential Phase ⁽²⁾		0.6	Deg
e _n	Input-Referred Voltage Noise	f = 1kHz	12	nV/√Hz
i _n	Input-Referred Current Noise	f = 1kHz	1	pA/√Hz
	Second Harmonic	f = 10kHz	-110	dB
	Distortion ⁽³⁾	f = 5MHz	-50	dB
	Third Harmonic	f = 10kHz	-105	dB
	Distortion ⁽³⁾	f = 5MHz	-50	dB

Typical Values represent the most likely parametric normal.
Differential gain and phase are measured with A_V = +2, V_{IN} = 1 V_{PP} at 3.58MHz and both input and output 75Ω terminated.
Harmonics are measured with A_V = +2, V_{IN} = 1 V_{PP} and R_L = 100Ω.



±5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -5V$, $V_{CM} = 0V$, and $R_L = 1 \text{ k}\Omega$. Boldface limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ (1)	LM6172I Limit	Units
V _{OS}	Input Offset Voltage		0.1	3	mV
				4	max
TC V _{OS}	Input Offset Voltage Average Drift		4		µV/°C
I _B	Input Bias Current		1.4	2.5	μA
				3.5	max
l _{os}	Input Offset Current		0.02	1.5	μA
				2.2	max
R _{IN}	Input Resistance	Common Mode	40		ΜΩ
		Differential Mode	4.9		IVIS2
R _O	Output Resistance		14		Ω
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 2.5 V$	105	70	dB
				65	min
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 15V$ to $\pm 5V$	95	75	dB
				70	min
V _{CM}	Input Common Mode Voltage Range	CMRR ≥ 60dB	±3.7		V
A _V	Large Signal Voltage Gain ⁽³⁾	$R_L = 1k\Omega$	82	70	dB
				65	min
		R _L = 100Ω	78	65	dB
				60	min
Vo	Output Swing	$R_L = 1k\Omega$	3.4	3.1	V
				3	min
			-3.3	-3.1	V
				-3	max
		R _L = 100Ω	2.9	2.5	V
				2.4	min
			-2.7	-2.4	V
				-2.3	max
	Continuous Output Current (Open	Sourcing, $R_L = 100\Omega$	29	25	mA
	Loop) ⁽⁴⁾			24	min
		Sinking, $R_L = 100\Omega$	-27	-24	mA
				-23	max
I _{SC}	Output Short Circuit Current	Sourcing	93		mA
		Sinking	-72		mA
ls	Supply Current	Both Amplifiers	4.4	6	mA
				7	max

Typical Values represent the most likely parametric normal.
All limits are guaranteed by testing or statistical analysis.

(3) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For V_S = ±15V, V_{OUT} = \pm 5V. For V_S = \pm 5V, V_{OUT} = \pm 1V.

(4) The open loop output current is the output swing with the 100Ω load resistor divided by that resistor.

www.ti.com

±5V AC Electrical Characteristics

Unless otherwise specified, $T_J = 25^{\circ}C$, $V^+ = +5V$, $V^- = -5V$, $V_{CM} = 0V$, and $R_L = 1 \text{ k}\Omega$.

Symbol	Parameter	Conditions	LM61722 Typ (1)	Units
SR	Slew Rate	$A_V = +2, V_{IN} = 3.5 V_{PP}$	750	V/µs
	Unity-Gain Bandwidth		70	MHz
	-3 dB Frequency	A _V = +1	130	MHz
		A _V = +2	45	MHz
φ _m	Phase Margin		57	Deg
t _s	Settling Time (0.1%)	$A_V = -1, V_{OUT} = \pm 1V, R_L = 500\Omega$	72	ns
A _D	Differential Gain ⁽²⁾		0.4	%
φ _D	Differential Phase ⁽²⁾		0.7	Deg
e _n	Input-Referred Voltage Noise	f = 1kHz	11	nV/√Hz
i _n	Input-Referred Current Noise	f = 1kHz	1	pA/√Hz
	Second Harmonic Distortion ⁽³⁾	f = 10kHz	-110	dB
		f = 5MHz	-48	dB
	Third Harmonic Distortion ⁽³⁾	f = 10kHz	-105	dB
		f = 5MHz	-50	dB


(1)


Typical Values represent the most likely parametric normal. Differential gain and phase are measured with $A_V = +2$, $V_{IN} = 1$ V_{PP} at 3.58MHz and both input and output 75 Ω terminated. Harmonics are measured with $A_V = +2$, $V_{IN} = 1$ V_{PP} and $R_L = 100\Omega$. (2) (3)




Typical Performance Characteristics


unless otherwise noted, $T_A = 25^{\circ}C$












SNOS792D-MAY 1999-REVISED MARCH 2013







www.ti.com

Typical Performance Characteristics (continued)


unless otherwise noted, $T_A = 25^{\circ}C$






Texas **NSTRUMENTS**

SNOS792D-MAY 1999-REVISED MARCH 2013









Time (50 ns/div) Figure 30.






Figure 27.

 $\frac{\text{Small Signal Pulse Response}}{A_V = +2, V_S = \pm 15V}$




Small Signal Pulse Response $A_V = +2$, $V_S = \pm 5V$






SNOS792D-MAY 1999-REVISED MARCH 2013





www.ti.com





TEXAS INSTRUMENTS

SNOS792D-MAY 1999-REVISED MARCH 2013

www.ti.com






Figure 42.

APPLICATION NOTES

LM6172 PERFORMANCE DISCUSSION

The LM6172 is a dual high-speed, low power, voltage feedback amplifier. It is unity-gain stable and offers outstanding performance with only 2.3mA of supply current per channel. The combination of 100MHz unity-gain bandwidth, $3000V/\mu$ s slew rate, 50mA per channel output current and other attractive features makes it easy to implement the LM6172 in various applications. Quiescent power of the LM6172 is 138mW operating at ±15V supply and 46mW at ±5V supply.

LM6172 CIRCUIT OPERATION

The class AB input stage in LM6172 is fully symmetrical and has a similar slewing characteristic to the current feedback amplifiers. In Figure 42, Q1 through Q4 form the equivalent of the current feedback input buffer, R_E the equivalent of the feedback resistor, and stage A buffers the inverting input. The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.

LM6172 SLEW RATE CHARACTERISTIC

The slew rate of LM6172 is determined by the current available to charge and discharge an internal high impedance node capacitor. This current is the differential input voltage divided by the total degeneration resistor R_E . Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in the lower gain configurations.

When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs. By placing an external series resistor such as $1k\Omega$ to the input of LM6172, the slew rate is reduced to help lower the overshoot, which reduces settling time.

REDUCING SETTLING TIME

The LM6172 has a very fast slew rate that causes overshoot and undershoot. To reduce settling time on LM6172, a $1k\Omega$ resistor can be placed in series with the input signal to decrease slew rate. A feedback capacitor can also be used to reduce overshoot and undershoot. This feedback capacitor serves as a zero to increase the stability of the amplifier circuit. A 2pF feedback capacitor is recommended for initial evaluation. When the LM6172 is configured as a buffer, a feedback resistor of $1k\Omega$ must be added in parallel to the feedback capacitor.



Another possible source of overshoot and undershoot comes from capacitive load at the output. Please see DRIVING CAPACITIVE LOADS for more detail.

DRIVING CAPACITIVE LOADS

Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce ringing, an isolation resistor can be placed as shown in Figure 43. The combination of the isolation resistor and the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of the isolation resistor; the bigger the isolation resistor, the more damped (slow) the pulse response becomes. For LM6172, a 50Ω isolation resistor is recommended for initial evaluation.




Figure 43. Isolation Resistor Used to Drive Capacitive Load




Figure 44. The LM6172 Driving a 510pF Load with a 30 Ω Isolation Resistor

SNOS792D-MAY 1999-REVISED MARCH 2013




Figure 45. The LM6172 Driving a 220 pF Load with a 50Ω Isolation Resistor

LAYOUT CONSIDERATION

PRINTED CIRCUIT BOARDS AND HIGH SPEED OP AMPS

There are many things to consider when designing PC boards for high speed op amps. Without proper caution, it is very easy to have excessive ringing, oscillation and other degraded AC performance in high speed circuits. As a rule, the signal traces should be short and wide to provide low inductance and low impedance paths. Any unused board space needs to be grounded to reduce stray signal pickup. Critical components should also be grounded at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect frequency performance. It is better to solder the amplifier directly into the PC board without using any socket.

USING PROBES

Active (FET) probes are ideal for taking high frequency measurements because they have wide bandwidth, high input impedance and low input capacitance. However, the probe ground leads provide a long ground loop that will produce errors in measurement. Instead, the probes can be grounded directly by removing the ground leads and probe jackets and using scope probe jacks.

COMPONENTS SELECTION AND FEEDBACK RESISTOR

It is important in high speed applications to keep all component leads short because wires are inductive at high frequency. For discrete components, choose carbon composition-type resistors and mica-type capacitors. Surface mount components are preferred over discrete components for minimum inductive effect.

Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects such as ringing or oscillation in high speed amplifiers. For LM6172, a feedback resistor less than $1k\Omega$ gives optimal performance.

COMPENSATION FOR INPUT CAPACITANCE

The combination of an amplifier's input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value

$$C_F > (R_G \times C_{IN})/R_F$$

(1)

can be used to cancel that pole. For LM6172, a feedback capacitor of 2pF is recommended. Figure 46 illustrates the compensation circuit.






Figure 46. Compensating for Input Capacitance

POWER SUPPLY BYPASSING

Bypassing the power supply is necessary to maintain low power supply impedance across frequency. Both positive and negative power supplies should be bypassed individually by placing 0.01µF ceramic capacitors directly to power supply pins and 2.2µF tantalum capacitors close to the power supply pins.




Figure 47. Power Supply Bypassing

TERMINATION

In high frequency applications, reflections occur if signals are not properly terminated. Figure 48 shows a properly terminated signal while Figure 49 shows an improperly terminated signal.



SNOS792D-MAY 1999-REVISED MARCH 2013





Figure 48. Properly Terminated Signal



20 ns/div Figure 49. Improperly Terminated Signal

To minimize reflection, coaxial cable with matching characteristic impedance to the signal source should be used. The other end of the cable should be terminated with the same value terminator or resistor. For the commonly used cables, RG59 has 75Ω characteristic impedance, and RG58 has 50Ω characteristic impedance.

POWER DISSIPATION

The maximum power allowed to dissipate in a device is defined as:

 $\mathsf{P}_\mathsf{D} = (\mathsf{T}_\mathsf{J(max)} - \mathsf{T}_\mathsf{A})/\theta_\mathsf{JA}$



(2)

Where

- P_D is the power dissipation in a device
- T_{J(max)} is the maximum junction temperature
- T_A is the ambient temperature
- θ_{JA} is the thermal resistance of a particular package

For example, for the LM6172 in a SOIC-8 package, the maximum power dissipation at 25°C ambient temperature is 780mW.

Thermal resistance, θ_{JA} , depends on parameters such as die size, package size and package material. The smaller the die size and package, the higher θ_{JA} becomes. The 8-pin DIP package has a lower thermal resistance (95°C/W) than that of 8-pin SO (160°C/W). Therefore, for higher dissipation capability, use an 8-pin DIP package.

The total power dissipated in a device can be calculated as: $P_D = P_O + P_L$

 P_Q is the quiescent power dissipated in a device with no load connected at the output. P_L is the power dissipated in the device with a load connected at the output; it is not the power dissipated by the load.

Furthermore,

 P_{Q} = supply current x total supply voltage with no load

 P_L = output current x (voltage difference between supply voltage and output voltage of the same supply)

For example, the total power dissipated by the LM6172 with $V_S = \pm 15V$ and both channels swinging output voltage of 10V into 1k Ω is

$$\mathbf{P}_{\mathbf{D}} = \mathbf{P}_{\mathbf{Q}} + \mathbf{P}_{\mathbf{L}}$$

- = 2[(2.3mA)(30V)] + 2[(10mA)(15V 10V)]
- = 138mW + 100mW
- = 238mW

Application Circuits




Figure 50. I-to-V Converters




Figure 51. Differential Line Driver

Copyright © 1999–2013, Texas Instruments Incorporated

REVISION HISTORY

Cł	nanges from Revision C (March 2013) to Revision D P	age
•	Changed layout of National Data Sheet to TI format	19

www.ti.com



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM6172IM/NOPB	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	LM61	
										72IM	
LM6172IMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM61	Samples
										72IM	Samples
LM6172IN/NOPB	ACTIVE	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM6172IN	Complete
				-						-	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM6172IMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM6172IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

7-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM6172IMX	SOIC	D	8	2500	367.0	367.0	35.0
LM6172IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

TEXAS INSTRUMENTS

www.ti.com

7-Dec-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	kage Name Package Type Pins SPQ		L (mm)	W (mm)	Τ (μm)	B (mm)	
LM6172IM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM6172IN/NOPB	Р	PDIP	8	40	502	14	11938	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated