Design Support


This application report outlines the advantages of using ultra-high performance clock synchronizers from Texas Instruments to generate reference clocks needed for high-speed serial links using 56G PAM-4 signaling, and even meets early requirements of 112G PAM-4 links. A methodology for deriving reference clock jitter requirements is described, and the advantages of clocking such a system with the LMK05318 are outlined.