Design Support


This application report provides implementation instructions for the DDR3 interface incorporated in the Texas Instruments (TI) KeyStone series of DSP devices. The DDR3 interface supports 1600 MT/s and lower memory speeds in a variety of topologies. For supported speeds, see the specific-device data manual. This document assumes that you have a familiarization with DRAM implementation concepts and constraints.