Design Support

 

This document describes the architecture, pipeline, and instruction sets of the TMU, VCU-II, and FPU accelerators.