Select TI reference designs

Find reference designs leveraging the best in TI technology to solve your system-level challenges

Applications

Products

Additional resources

AND OR

Description

The Sitara AM437x simplified power sequence feature provides flexibility to power designers. This reference design implementation is a BOM-optimized discrete power solution for the AM437x processor with a minimal number of discrete ICs and basic feature set. The solution represents a baseline of a (...)

Key Features

  • Simplified, BOM-optimized discrete power solution for the Sitara AM437x processor.
  • AM437x includes an integrated LDO that simplifies processor power sequencing requirements.
  • Systems without controlled power down can greatly benefit from this feature since the integrated LDO always ensures power (...)

Applications Matched

  • Communications Equipment

Description

This verified design can accurately measure current, voltage and power on a bus that carries -48V and is able to provide this data using an I²C compatible interface. This design is targeted for Telecom applications because the most common Telecom equipment’s are fed with this negative (...)

Key Features

  • Ability to report current, voltage and power on a bus that carries -48V
  • High Accuracy:

- 10µV Offset (Max)

- 0.1% Gain Error (Max)        

  • I²C compatible interface
  • Isolation friendly for board to board communication
  • I²C compatible isolation translates -48V reference to ground referenced signals

 

Applications Matched

  • Communications Equipment

Description

This small and simple, low-noise inverting power module design (voltage inverter) cleanly supports a –5-V output voltage at up to 1.5 A of current from a 3- to 11.5-V input. Featuring TI’s TPS82130 MicroSiP™ power module step-down converter in an inverting buck-boost topology, the (...)

Key Features

  • Simple Power Module Design
  • Total Solution Size Less Than 50mm2
  • High Output Current of 1.5A (VIN ≥ 7.5V)
  • Wide Input Voltage Range of 3V to 11.5V
  • Low Noise (Less Than 10mV Output Ripple)
  • 125°C Rated Solution

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
TIDA-01457.1
(Output
Voltage1)
3 11.5 -5 1.5 7.5 Non-Isolated DC Buck Boost- Inverting

Description

High speed multi-channel applications require precise clocking solutions capable of managing channel-to-channel skew in order to achieve optimal system SNR, SFDR, and ENOB. This reference design is capable of supporting two high speed channels on separate boards by utilizing TI’s LMX2594 (...)

Key Features

  • Up to 15GHz sample clock generation
  • Multi-channel JESD204B compliant clock solution
  • Low phase noise clocking for RF sampling ADC/DAC
  • Configurable phase synchronization to achieve low skew in multi-channel system
  • Supports TI’s high-speed converter and capture cards (ADC12DJ3200EVM, TSW14J56 / TSW14J57)

Applications Matched

  • Communications Equipment

Description

This reference design focuses on providing a compact, high-performance, multiphase solution suitable for powering Intel® Stratix® 10 GX field-programmable gate arrays (FPGAs) with a specific focus on the SG2800-I1V variant. Integrated PMBus™ allows for easy output voltage setting and (...)

Key Features

  • 4-phase power supply 0.9V/140A Stratix 10 GX
  • PMBus programming of Vout, and Voltage Margining for Arria Smart VID, 10mV per step
  • PMBus monitoring of Input/Output Voltage, Current, Power, and Temperature
  • 90% efficiency at 12VIN, 0.9V/60A

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
PMP20176.1
(Output
Voltage1)
10.8 13.2 .9 140 126 Non-Isolated DC Buck- Multiphase
Buck- Synchronous

Description

A 4 phase buck regulator design fully complaint to power the core rail of Intel Arria 10 GX FPGAs, specifically the 10AX115U145IVG  variant. Integrated PMBus allows for easy output voltage setting and telemetry of key design parameters. The design enables programming, configuration, Smart VID (...)

Key Features

  • 4-phase power supply 0.9V/150A Arria 10 GX (10AX115U145IVG)
  • PMBus programming of Vout, and Voltage Margining for Arria Smart VID, 10mV per step
  • PMBus monitoring of Input/Output Voltage, Current, Power, and Temperature
  • 90% efficiency at 12VIN, 0.9V/100A

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
TIDA-01419.1
(Output
Voltage1)
10.8 13.2 .9 150 135 Non-Isolated DC Buck- Multiphase
Buck- Synchronous

Description

This small and simple inverting power reference design features a high accuracy step-down converter in an inverting buck-boost topology. It generates a -12-V output at 400 mA of current from a 3-V to 4.5-V input voltage, enabling to cleanly power negative voltage rails in space-constrained (...)

Key Features

  • High Negative Output Voltage of –12 V
  • Total Solution Size Less Than 65mm2
  • High Output Current of 400mA
  • Low Output Voltage Ripple (<0.5 %)
  • Input Voltage Range of 3 V to 4.5 V
  • 125°C Rated Solution

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
TIDA-01423.1
(Output
Voltage1)
3 4.5 -12 .4 4.8 Non-Isolated DC Buck Boost- Inverting

Description

This TI Design (TIDEP0047) is a reference platform based on the AM57x processor and companion TPS659037 power management integrated circuit (PMIC).  This TI Design specifically highlights important power and thermal design considerations and techniques for systems designed with AM57x and (...)

Key Features

  • AM57x processor with Dual ARM Cortex-A15, C66x DSP, ARM Cortex-M4, SGX544 graphics, and quad core PRU-ICSS feature set
  • TPS659037 companion PMIC
  • Design reference for PMIC, PDN, and Thermal
  • Power Estimation Tool (PET) for estimating system power and Power consumption summary
  • This reference design is (...)

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
TIDEP0047.1
(Output
Voltage1)
Processor

Description

TI’s high performance ARM® Cortex®-A15 based AM57x processors also integrate C66x DSPs. These DSPs were designed to handle high signal and data processing tasks that are often required by industrial, automotive and financial applications. The AM57x OpenCL implementation makes it easy (...)

Key Features

  • The TIDEP0046 TI reference design uses OpenCL that does not require the user to be a DSP expert.
  • It provides an example of Monte-Carlo algorithm to generate Gaussian random sequences which runs faster on the C66x DSP than on the ARM Cortex-A15 core.
  • It is a complete system reference design with (...)

Applications Matched

  • Communications Equipment

Description

The TIDA-01367 reference design uses the TPS53679 multiphase controller and CSD95490Q5MC Smart Power Stages to implement a high-performance design suitable for powering networking application-specific integrated circuits (ASICs).

The dual outputs of the controller target a 240-A, 0.8-V core rail with (...)

Key Features

  • Dual rail 6+1 design - high-powered core rail and single phase auxilliary rail
  • PMBus programming of Vout, and other IC parameters, as well as voltage margining
  • PMBus monitoring of input/output voltage, current, power, and temperature
  • Peak efficiencies of 90 and 91% for core and aux rails

Applications Matched

  • Communications Equipment

Design Parameters

 
 
Vin (V) (Min)
Vin (V) (Min)
Vin (V) (Max)
Vin (V) (Max)
Vout (V) (Nom)
Vout (V) (Nom)
Iout (A) (Max)
Iout (A) (Max)
Output Power (W)
Output Power (W)
Isolated/Non-Isolated
Isolated/Non-Isolated
Input Type
Input Type
Topology
Topology
Designed for
Designed for
TIDA-01367.1
(Output
Voltage1)
10.8 13.2 .9 150 135 Non-Isolated DC Buck- Multiphase
Buck- Synchronous

View the Important Notice for TI Designs covering authorized use, intellectual property matters and disclaimers.