





DS280MB810 JAJSI38C - OCTOBER 2016 - REVISED DECEMBER 2020

DS280MB810 クロスポイント付き低消費電力、28Gbps、8 チャネル・リニア・ リピータ

1 特長

- 最高 28Gbaud の NRZ インターフェイスをサポートす る8 チャネルのマルチプロトコル・リニア・イコライザ
- 多重化、ファンアウト、信号交差アプリケーション向け の、ピンまたはレジスタ制御付き 2x2 クロスポイントを 内蔵
- 低い消費電力:93mW/チャネル (標準値)
- ヒートシンク不要
- リニア均等化によりリンク・トレーニング、自動ネゴシエ ーション、FEC パススルーをシームレスにサポート
- チャネルの到達範囲を、通常の ACIS-to-ACIS 能力よ りも 17dB 以上拡張 (14GHz の場合)
- 非常に低いレイテンシ:100ps (標準値)
- 低い付加的ランダム・ジッタ
- 小型の 8mm × 13mm BGA パッケージに RX AC カ ップリング・コンデンサを内蔵し、フロースルー配線を簡 易化
- 独自のピン配置により、パッケージの下に高速信号の 配線が可能
- ピン互換のクロスポイント付きリタイマを提供
- 単一の 2.5V±5% 電源
- -40°C~+85°Cの動作温度範囲

2 アプリケーション

- バックプレーン/ミッドプレーンの信号分配およびイコ ライゼーション
- フェイルオーバ冗長化用のマルチプレクサとデマルチ
- ポート間スイッチング用のフロント・ポート・アイ・オープ ナーと信号分配

3 概要

DS280MB810 は、最大 28Gbaud NRZ のマルチレー ト、マルチプロトコル・インターフェイスをサポートする超低 消費電力、高性能8チャネル・リニア・イコライザです。バ ックプレーン、フロントポート、チップ・ツー・チップのアプリ ケーションにおいて、高速シリアル・リンクの到達範囲を拡 張し、堅牢性を強化するために使用されます。

DS280MB810 は、PCB 配線を簡単にするための信号交 差に使用できるだけでなく、フェイルオーバー冗長化のた めの2対1多重化と1対2逆多重化にも使用できる完 全な 2x2 クロスポイント・スイッチを隣接チャネルの各ペア 間に内蔵しています。このクロスポイントは、ピンまたは SMBus レジスタ・インターフェイスで制御できます。

DS280MB810 のイコライゼーションの線形性により、送信 信号特性が維持されるため、ホストとリンク・パートナー

ASIC は、送信イコライザ係数を自由にネゴシエーション できます (100G-CR4/KR4)。 このリンク・トレーニング・プロ トコルへの透過性により、レイテンシへの影響を最小限に 抑えながら、システム・レベルの相互運用性を向上できま す。DS280MB810 は、最高 28Gbaud のシンボル速度を 達成し、かつピーク信号振幅が線形動作範囲に収まるよう に、2 レベルのパルス振幅変調 (PAM)、または NRZ をサ ポートしています。


各チャネルは独立して動作し、すべてのチャネルは独自 に構成できます。ほとんどのアプリケーション・シナリオで、 データ・レートにかかわらず同じ構成を使用できます。

DS280MB810 はパッケージの寸法が小さく、高速信号の エスケープが最適化されており、ピン互換のリタイマ・ポー トフォリオが存在するため、高密度のバックプレーン・アプ リケーションに理想的です。単純化された均等化制御、低 い消費電力、非常に低い付加的ジッタから、100G-SR4/LR4/CR4 などのフロントポート・インターフェイスに適 しています。8mm x 13mm と占有面積が小さいため、 QSFP、SFP、CFP、CDFP など各種の標準フロントポー ト・コネクタに簡単に収まり、ヒートシンクの必要もありませ

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
DS280MB810	nFBGA(135)	8.0mm x 13.0mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



(1) SMBus signals need to be pulled up elsewhere in the system

簡略回路図



Table of Contents

1 特長	1	8.4 Device Functional Modes	18
2 アプリケーション		8.5 Programming	20
3 概要		8.6 Register Maps	
4 Revision History		9 Application and Implementation	
5 Description (continued)		9.1 Application Information	
6 Pin Configuration and Functions		9.2 Typical Application	32
7 Specifications		9.3 Initialization Set Up	43
7.1 Absolute Maximum Ratings		10 Power Supply Recommendations	
7.2 ESD Ratings		11 Layout	45
7.3 Recommended Operating Conditions		11.1 Layout Guidelines	45
7.4 Thermal Information		11.2 Layout Examples	45
7.5 Electrical Characteristics.		12 Device and Documentation Support	48
7.6 Timing Requirements – Serial Management Bus		12.1 Documentation Support	
Interface	13	12.2 Receiving Notification of Documentation Updates	48
7.7 Typical Characteristics		12.3 Support Resources	48
B Detailed Description		12.4 Trademarks	48
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	49
8.3 Feature Description			
1			
4 Davisian History			
4 Revision History			

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (October 2019) to Revision C (December 2020)	Page
• NRZ のみがサポートされているようにデータ・レートのサポートを変更	1
• PAM4 28 GBd インターフェイスのサポートを削除	1
Changes from Revision A (September 2017) to Revision B (October 2019)	Page
最初の公開リリース	1


5 Description (continued)

Integrated AC coupling capacitors (RX side) eliminate the need for external capacitors on the PCB. The DS280MB810 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and bill of materials (BOM) cost.

A pin-compatible Retimer device with cross-point is available for longer reach applications.

The DS280MB810 can be configured either through the SMBus or through an external EEPROM. Up to 16 devices can share a single EEPROM.

6 Pin Configuration and Functions






図 6-1. Top View

表 6-1. Pin Functions

PIN NAME NO.		1/0	DESCRIPTION
		I/O DESCRIPTION	
High Speed	Differential I/O		
RX0P	C15	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination
RX0N	B15	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.
RX1P	B13	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination
RX1N	A13	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.
RX2P	B11	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination
RX2N	A11	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.
RX3P	В9	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination
RX3N	A9	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.
RX4P	B7	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination
RX4N	A7	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.



表 6-1. Pin Functions (continued)

P	IN	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
RX5P	B5	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip $100-\Omega$ termination			
RX5N	A5	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.			
RX6P	В3	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination			
RX6N	A3	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.			
RX7P	C1	Input	Inverting and non-inverting differential inputs to the equalizer. An on-chip 100-Ω termination			
RX7N	B1	Input	resistor connects RXP to RXN. These inputs are AC coupled with 220 nF capacitors assembled on the package substrate.			
TX0P	G15	Output	Inverting and non-inverting $50-\Omega$ driver outputs. Compatible with AC-coupled differential			
TX0N	H15	Output	inputs.			
TX1P	H13	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX1N	J13	Output	inputs.			
TX2P	H11	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX2N	J11	Output	inputs.			
TX3P	H9	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX3N	J9	Output	inputs.			
TX4P	H7	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX4N	J7	Output	inputs.			
TX5P	H5	Output	Inverting and non-inverting $50-\Omega$ driver outputs. Compatible with AC-coupled differential			
TX5N	J5	Output	inputs.			
TX6P	H3	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX6N	J3	Output	inputs.			
TX7P	G1	Output	Inverting and non-inverting 50-Ω driver outputs. Compatible with AC-coupled differential			
TX7N	H1	Output	inputs.			
Calibration CI	ock Pins (For	Supporting Upo	rade Path to Pin-Compatible Retimer Device)			
CAL_CLK_IN	E1	Input	25-MHz (±100 PPM) 2.5-V single-ended clock from external oscillator. No stringent phase noise or jitter requirements on this clock. <i>A 25-MHz input clock is only required if there is a need to support a future upgrade to the pin-compatible Retimer device.</i> If there is no need to support a future upgrade to a pin-compatible Retimer device, then a 25-MHz clock is not required. This input pin has a weak active pull down and can be left floating if the CAL_CLK feature is not required.			
CAL_CLK_ OUT	E15	Output	2.5-V buffered replica of calibration clock input (pin E1) for connecting multiple devices in a daisy-chained fashion.			
System Mana	gement Bus (S	MBus) Pins				
ADDR0	D13	Input, 4-Level	4-level strap pins used to set the SMBus address of the device. The pin state is read on			
ADDR1	E13	Input, 4-Level	power-up. The multi-level nature of these pins allows for 16 unique device addresses, see \gtrsim 8-1. The four strap options include: 0: 1 kΩ to GND R: 10 kΩ to GND F: Float 1: 1 kΩ to VDD			
EN_SMB	E3	Input, 4-Level	4-level 2.5-V input used to select between SMBus master mode (float) and SMBus slave mode (high). The four defined levels are: 0: 1 kΩ to GND - RESERVED R: 10 kΩ to GND - RESERVED, TI test mode F: Float - SMBus master mode 1: 1 kΩ to VDD - SMBus slave mode			
SDA	E12	I/O, 3.3 V LVCMOS, Open Drain	SMBus data input or open drain output. External 2-k Ω to 5-k Ω pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.			



表 6-1. Pin Functions (continued)

PI	IN		表 6-1. Pin Functions (continued)			
NAME	NO.	I/O	DESCRIPTION			
SDC	F12	I/O, 3.3 V LVCMOS, Open Drain	SMBus clock input or open drain clock output. External 2-k Ω to 5-k Ω pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.			
READ_EN_N	F13	Input, 3.3 V LVCMOS	SMBus master mode (EN_SMB = Float): When asserted low, initiates the SMBus master mode EEPROM read function. Once EEPROM read is complete (indicated by assertion of ALL_DONE_N low), this pin can be held low for normal device operation. SMBus slave mode (EN_SMB = 1 k Ω to VDD): When asserted low, this causes the device to be held in reset (SMBus state machine reset and register reset). This pin should be pulled high or left floating for normal operation in SMBus slave mode. This pin has an internal weak pull-up and is 3.3-V LVCMOS tolerant.			
		Output, LVCMOS	Indicates the completion of a valid EEPROM register load operation when in SMBus maste mode (EN_SMB = Float): High = External EEPROM load failed or incomplete. Low = External EEPROM load successful and complete. When in SMBus slave mode (EN_SMB = 1 kΩ to VDD), this output will be high-Z until READ_EN_N is driven low, at which point ALL_DONE_N will be driven low. This behavior allows the reset signal connected to READ_EN_N of one device to propagate to the subsequent devices when ALL_DONE_N is connected to READ_EN_N in an SMBus slave mode application.			
Miscellaneous	Pins					
INT_N	F3	No connect in package	No connect on package. For applications using DS280MB810 and pin-compatible TI Retimers, this pin can be connected to other devices' INT_N pins. This is a recommendation for cases where there is a need to support a potential future upgrade to the pin-compatible Retimer device, which uses this pin as an interrupt signal to a system controller.			
MUXSEL0_ TEST0	E2	Input, LVCMOS	When operating the cross-point in pin-control mode (Shared Reg_0x05[1]=1), MUXSEL0 controls the cross-point for channels 0–1 and 4–5, and MUXSEL1 controls the cross-point for channels 2–3 and 6–7.			
MUXSEL1_ TEST1	E14	Input, LVCMOS	If these pins are not used for cross-point control, they may be left floating or tied to GND. These pins also serve as TI test pins when in test mode (EN_SMB = 10 k Ω to GND). These pins have an internal weak pull-up.			
Power	Power					
VDD	D6, D8, D10, E5, E6, E7, E8, E9, E10, F6, F8, F10	Power	Power supply, VDD = 2.5 V +/- 5% . Use at least six de-coupling capacitors between the Repeater's VDD plane and GND as close to the Repeater as possible. For example, four 0.1- μ F capacitors and two 1- μ F capacitors directly beneath the device or as close to the VDD pins as possible. The VDD pins on this device should be connected through a low-resistance path to the board VDD plane. For more information, see $\forall 2 \neq 3 \neq$			



表 6-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
GND	A1, A2, A4, A6, A8, A10, A12, A14, A15, B2, B4, B6, B8, B10, B12, B14, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, D1, D2, D4, D5, D7, D9, D11, D12, D14, D15, E4, E11, F1, F2, F4, F5, F7, F9, F11, F14, F15, G2, G3, G4, G5, G6, G7, G8, G9, G10, G11, G12, G13, G14, H2, H4, H6, H8, H10, H12, H14, J1, J2, J4, J6, J8, J10, J12, J14, J15	Power	Ground reference. The GND pins on this device should be connected through a low-impedance path to the board GND plane.		

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
VDD _{ABSMAX}	Supply voltage (VDD)	-0.5	2.75	V
VIO _{2.5V,ABSMAX}	2.5 V I/O voltage (LVCMOS and CMOS)	-0.5	2.75	V
VIO _{3.3V,ABSMAX}	Open drain and 3.3 V-tolerance I/O voltage (SDA, SDC, READ_EN_N)	-0.5	4.0	V
VIO _{HS,ABSMAX}	High-speed I/O voltage (RXnP, RXnN, TXnP, TXnN)	-0.5	2.75	V
TJ _{ABSMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature range	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2 kV may actually have higher performance.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

			MIN	NOM	MAX	UNIT
VDD	Supply voltage, VDD to GND	DC plus AC power should not exceed these limits	2.375	2.5	2.625	V
		Supply noise, DC to <50 Hz, sinusoidal			250	mVpp
N _{VDD}	Supply noise tolerance (1)	Supply noise, 50 Hz to 10 MHz, sinusoidal			20	mVpp
		Supply noise, >10 MHz, sinusoidal			10	mVpp
T _{RampVDD}	VDD supply ramp time	From 0 V to 2.375 V	150			μs
TJ	Operating junction temperature		-40		110	С
T _A	Operating ambient temperature		-40		85	С
VDD _{SMBUS}	SMBus SDA and SDC Open Drain Termination Voltage	Supply voltage for open drain pull-up resistor			3.6	V
F _{SMBus}	SMBus clock (SDC) frequency in SMBus slave mode				400	kHz

⁽¹⁾ Sinusoidal noise is superimposed to supply voltage with negligible impact to device function or critical performance shown in the Electrical Table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

			DS280MB810		
	THERMAL METRIC ⁽¹⁾	CONDITIONS/ASSUMPTIONS ⁽²⁾	nFBGA	UNIT	
			135 PINS		
		4-Layer JEDEC Board	45.2		
B	Junction-to-ambient thermal resistance	10-Layer 8-in x 6-in Board	26.3	°C/W	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	20-Layer 8-in x 6-in Board	24.8	- C/VV	
		30-Layer 8-in x 6-in Board	22.7		
R ₀ JC(top)	Junction-to-case (top) thermal resistance	4-Layer JEDEC Board	26.6	°C/W	
R _{θJB}	Junction-to-board thermal resistance	4-Layer JEDEC Board	25.8	°C/W	
		4-Layer JEDEC Board	13.3		
	lunction to tan characterization narometer	10-Layer 8-in x 6-in Board	13.0	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	20-Layer 8-in x 6-in Board	13.0	G/VV	
		30-Layer 8-in x 6-in Board	13.0	1	
		4-Layer JEDEC Board	22.8		
	lunction to board observatorization parameter	10-Layer 8-in x 6-in Board	21.4	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	20-Layer 8-in x 6-in Board	21.1	- C/VV	
		30-Layer 8-in x 6-in Board	20.8	1	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
POWER	POWER							
100	Power consumption per active channel	Channel enabled with maximum driver VOD (DRV_SEL_VOD = 3). Static power consumption not included.		82	109 (1)	mW		
W _{channel}		Channel enabled with minimum driver VOD (DRV_SEL_VOD = 0). Static power consumption not included.		75	100 (1)	mW		
) N/	Power consumption per active channel, cross-point enabled	Channel enabled, cross-point enabled, and maximum driver VOD (DRV_SEL_VOD = 3). Static power consumption not included.		82	109 (1)	mW		
W _{channel_CP}		Channel enabled, cross-point enabled, and minimum driver VOD (DRV_SEL_VOD = 0). Static power consumption not included.		75	100 (1)	mW		

⁽²⁾ No heat sink or airflow was assumed for these estimations. Depending on the application, a heat sink, faster airflow, or reduced ambient temperature (<85 C) may be required in order to meet the maximum junction temperature specification per the セクション 7.3.

PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	mW mW
W _{channel_} FO	Power consumption per active	Channel enabled, fanout enabled, and maximum driver VOD (DRV_SEL_VOD = 3). Static power consumption not included.		69	95 (1)	mW
vvchannel_FO	channel, fanout enabled	Channel enabled, fanout enabled, and minimum driver VOD (DRV_SEL_VOD = 0). Static power consumption not included.		61	86 (1)	mW
W _{static_total}	Idle (static) mode total device power consumption	, ,		110	173 ⁽¹⁾	mW
1	Active mode total device supply	All channels enabled with maximum driver VOD (DRV_SEL_VOD = 3).		307	389	mA
Itotal	current consumption	All channels enabled with minimum driver VOD (DRV_SEL_VOD = 0).		283	361	mA
I _{total_CP}	Active mode total device supply current consumption, cross-point	All channels enabled, cross-point enabled, and maximum driver VOD (DRV_SEL_VOD = 3).		307	389	mA
	enabled	All channels enabled, cross-point enabled, and minimum driver VOD (DRV_SEL_VOD = 0).		283	361	mA
I _{total_} FO	Active mode total device supply	All channels enabled, fanout enabled, and maximum driver VOD (DRV_SEL_VOD = 3).		264	346	mA
		All channels enabled, fanout enabled, and minimum driver VOD (DRV_SEL_VOD = 0).		240	318	mA
I _{static_total}	Idle (static) mode total device supply current consumption	All channels disabled and powered down (DRV_PD = 1, EQ_PD = 1).		44	66	mA
LVCMOS DO	SPECIFICATIONS (CAL_CLK_IN, CAL	_CLK_OUT, READ_EN_N, ALL_DONE_	N, MUXS	EL[1:0])		
\/	High level input voltage		1.75		VDD	mW mA mA mA mA wA v v v v v u u u u u u u u u u u u u u
V _{IH}	nigii level liiput voltage	READ_EN_N pin only	1.75		3.6	V
V _{IL}	Low level input voltage		GND		0.7	V
V _{OH}	High level output voltage	IOH = 4 mA	2			V
V _{OL}	Low level output voltage	IOL = -4 mA			0.4	V
		Vinput = VDD, MUXSEL[1:0] pins			16	μA
Іін	Input high leakage current	Vinput = VDD, CAL_CLK_IN pin	·		66	μA
		Vinput = VDD, READ_EN_N pin (2)			1	μA
		Vinput = 0 V, MUXSEL[1:0] pins	-38			mW mW mW mA mA mA mA V V V V V V V µA µA µA µA
I _{IL}	Input low leakage current	Vinput = 0 V, CAL_CLK_IN pin (3)	-1			μA
		Vinput = 0 V, READ_EN_N pin (2)	-55			
4-LEVEL LO	GIC ELECTRICAL SPECIFICATIONS (A	APPLIES TO 4-LEVEL INPUT CONTROL	PINS AD	DR0, AD	DR1, and E	N_SMB)
l _{IH}	Input high leakage current				105	μA
I _{IL}	Input low leakage current		-253			μA



PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High level (1) input voltage			0.95 * VDD		V
V_{TH}	Float level input voltage			0.67 * VDD		V
	10 K to GND input voltage			0.33 * VDD		V
	Low level (0) input voltage			0.1		V
HIGH-SPE	ED DIFFERENTIAL INPUTS (RXnP, RX	(nN)				
BST	CTLE high-frequency boost	Measured with maximum CTLE setting and maximum BW setting (EQ_BST1 = 7, EQ_BST2 = 7, EQ_BW = 3). Boost is defined as the gain at 14 GHz relative to 20 MHz.		25.6		dB
БОТ	CTLL High-frequency boost	Measured with maximum CTLE setting and maximum BW setting (EQ_BST1 = 7, EQ_BST2 = 7, EQ_BW = 3). Boost is defined as the gain at 12.9 GHz relative to 20 MHz.		25.3		dB
BST	CTLE high-frequency boost	Measured with minimum CTLE setting and minimum BW setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_BW = 0, EQ_EN_BYPASS = 1). Boost is defined as the gain at 14 GHz relative to 20 MHz.		2.4		dB
	CTLL Ingri-riequency boost	Measured with minimum CTLE setting and minimum BW setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_BW = 0, EQ_EN_BYPASS = 1). Boost is defined as the gain at 12.9 GHz relative to 20 MHz.		2.4		dB
BST _{delta}	CTLE high-frequency gain variation	Measured with maximum CTLE setting (EQ_BST1 = 7, EQ_BST2 = 7). Gain variation is defined as the total change in gain at 14 GHz due to temperature and voltage variation.		< 3		dB
DO I delta	OTEL Ingri-riequency gain variation	Measured with maximum CTLE setting (EQ_BST1 = 7, EQ_BST2 = 7). Gain variation is defined as the total change in gain at 12.9 GHz due to temperature and voltage variation.		< 3		dB
BST _{delta}	CTLE high-frequency gain variation	Measured with minimum CTLE setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_EN_BYPASS = 1). Gain variation is defined as the total change in gain at 14 GHz due to temperature and voltage variation.		< 2		dB
	OTEL Ingri-nequency gain variation	Measured with minimum CTLE setting (EQ_BST1 = 0, EQ_BST2 = 0, EQ_EN_BYPASS = 1). Gain variation is defined as the total change in gain at 12.9 GHz due to temperature and voltage variation.		< 2		dB
		50 MHz to 3.7 GHz		< -14		dB
PI	Input differential return loss	3.7 GHz to 10 GHz		< -12		dB
RL _{SDD11}	imput uillerentiai return loss	10 GHz to 14.1 GHz		< -8		dB
		14.1 GHz to 20 GHz		< -6		dB



PARAMETE	R	TEST CONDITIONS	MIN	TYP	UNIT	
		100 MHz to 3.3 GHz		< -35		dB
RL _{SDC11}	Input differential-to-common-mode return loss	3.3 GHz to 12.9 GHz		< -26		dB
	Teturi 1033	12.9 GHz to 20 GHz		< -22		dB
		100 MHz to 10 GHz		< -7		dB
RL _{SCC11}	Input common-mode return loss	10 GHz to 20 GHz		< -8		dB
V_{SDAT}	AC signal detect assert (ON) differential voltage threshold level	Minimum input peak-to-peak amplitude level at device pins required to assert signal detect. 25.78125 Gbps with PRBS7 pattern and 20 dB loss channel.		196		mVpp
V_{SDDT}	AC signal detect de-assert (OFF) differential voltage threshold level	Maximum input peak-to-peak amplitude level at device pins which causes signal detect to de-assert. 25.78125 Gbps with PRBS7 pattern and 20 dB loss channel.		147		mVpp
		Measured with the highest wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 3). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		850		dB dB dB
VID _{linear}	Input amplitude linear range. The maximum VID for which the repeater	Measured with a mid wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 0). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		900		mVpp
	remains linear, defined as ≤1 dB compression of Vout/Vin.	Measured with a mid wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 3). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		1050		mVpp
		Measured with the lowest wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 0). Measured with minimal input channel and minimum EQ using a 1 GHz signal.		1250		mVpp
HIGH-SPEE	D DIFFERENTIAL OUTPUTS (TXnP, TX	(nN)				
VOD _{idle}	Differential output amplitude, TX disabled or otherwise muted			< 10		mVpp
G	Vout/Vin wide-band amplitude gain	Measured with the highest wide-band gain setting (EQ_HIGH_GAIN = 1, DRV_SEL_VOD = 3) at 20 MHz.		4.5		dB
G _{DC}	vouvviii wide-band ampilidde gairi	Measured with the lowest wide-band gain setting (EQ_HIGH_GAIN = 0, DRV_SEL_VOD = 0) at 20 MHz.		-5		dB
V _{cm-TX-AC}	Common-mode AC output noise	Defined as (TXP + TXN)/2. Measured with a low-pass filter with 3 dB bandwidth at 33 GHz.		6		mV, RMS
V _{cm-TX-DC}	Common-mode DC output	Defined as (TXP + TXN)/2. Measured with a DC signal.	0.75	0.96	1.05	V
RJ _{ADD-RMS}	Additive Random Jitter	Measured as a single-ended signal on a Keysight E5505A phase noise measurement solution with a 28 Gbps 1010 pattern. Additive RJ measured over a frequency range of 2 kHz to 20 MHz.		11		fs RMS



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		50 MHz to 4.8 GHz		< -16		dB
DI	Output differential-to-differential return	4.8 GHz to 10 GHz		< -15		dB
RL _{SDD22}	loss	10 GHz to 14.1 GHz		< -8		dB
		14.1 GHz to 20 GHz		< -8		dB
		50 MHz to 6.0 GHz		< -21		dB
DI	Output common-mode-to-differential	6.0 GHz to 12.9 GHz		< -22		dB
RL _{SCD22}	return loss	12.9 GHz to 14.1 GHz		< -21		dB
		14.1 GHz to 20 GHz		< -20		dB
		50 MHz to 3.3 GHz		< -13		dB
RL _{SCC22}	Output Common-mode return loss	3.3 GHz to 10.3 GHz		< -11		dB
		10.3 GHz to 20 GHz		< -9		dB

PARAMETE	R	TEST CONDITIONS	MIN	TYP MAX		UNIT
OTHER PAR	RAMETERS					
t _D	Input-to-output latency (propagation delay) through a channel	Straight-thru mode (no cross-point)		100		ps
t _D	Input-to-output latency (propagation delay) through a channel	Cross-over and mux mode (cross-point enabled)		100		ps
t _{SK}	Channel-to-channel interpair skew	Latency difference between channels		<14		ps
<u>.</u>		Time to assert ALL_DONE_N after REAN_EN_N has been asserted. Single device reading its configuration from an EEPROM with common channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.			4	ms
T _{EEPROM}	EEPROM configuration load time	Time to assert ALL_DONE_N after REAN_EN_N has been asserted. Single device reading its configuration from an EEPROM. Noncommon channel configuration. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.			7	ms
T _{POR}	Power-on reset assertion time	Internal power-on reset (PoR) stretch between stable power supply and deassertion of internal PoR. The SMBus address is latched on the completion of the PoR stretch, and SMBus accesses are permitted once PoR completes.			60	ms

- (1) Max values assume VDD = 2.5 V + 5%.
- (2) This pin has an internal weak pull-up.
- (3) This pin has an internal weak pull-down.

表 7-1. Electrical Characteristics – Serial Management Bus Interface

PARAME	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V _{IH}	Input high level voltage	SDA and SDC	1.75		3.6	V		
V _{IL}	Input low level voltage	SDA and SDC	GND		0.8	V		
V _{OL}	Output low level voltage	SDA and SDC, I _{OL} = 1.25 mA	GND		0.4	V		
C _{IN}	Input pin capacitance	SDA and SDC		15		pF		
I _{IN}	Input current	SDA or SDC, VINPUT = VIN, VDD, GND	-18		18	μΑ		

7.6 Timing Requirements - Serial Management Bus Interface

Over operating free-air temperature range (unless otherwise noted).

<u> </u>	aling free-all temperature range (ui							
PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
RECOMMENDED SMBus SWITCHING CHARACTERISTICS (SMBus SLAVE MODE)								
f _{SDC}	SDC clock frequency	EN_SMB = 1k to VDD (Slave Mode)	10	100	400	kHz		
T _{SDA-HD}	Data hold time			0.75		ns		
T _{SDA-SU}	Data setup time			100		ns		
T _{SDA-R}	SDA rise time, read operation	Pull-up resistor = 1 kΩ, Cb = 50 pF		150		ns		
T _{SDA-F}	SDA fall time, read operation	Pull-up resistor = 1 kΩ, Cb = 50 pF		4.5		ns		
SMBus SV	VITCHING CHARACTERISTICS (SMB	us MASTER MODE)						
f _{SDC}	SDC clock frequency	EN_SMB = Float (Master Mode)	260	303	346	kHz		



PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SDC-LOW}	SDC low period		1.66	1.90	2.21	μs
T _{SDC-HIGH}	SDC high period		1.22	1.40	1.63	μs
T _{HD-START}	Hold time start operation			0.6		μs
T _{SU-START}	Setup time start operation			0.6		μs
T _{SDA-HD}	Data hold time			0.9		μs
T _{SDA-SU}	Data setup time			0.1		μs
T _{SU-STOP}	Stop condition setup time			0.6		μs
T _{BUF}	Bus free time between Stop-Start			1.3		μs
T _{SDC-R}	SDC rise time	Pull-up resistor = 1 kΩ		300		ns
T _{SDC-F}	SDC fall time	Pull-up resistor = 1 kΩ		300		ns

7.7 Typical Characteristics




図 7-1. Typical Vin/Vout Linearity (straight-thru mode)




図 7-2. Typical Vin/Vout Linearity (straight-thru mode)

8 Detailed Description

8.1 Overview

The DS280MB810 is an eight-channel multi-rate linear repeater with integrated signal conditioning and cross-point. The eight channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE), multiplexer, and a linear output driver, which compensate for the presence of a dispersive transmission channel between the source transmitter and the final receiver.


Between each group of two adjacent channels (i.e. between channels 0–1, 2–3, 4–5, and 6–7) is a full 2x2 cross-point switch. This allows multiplexing and de-multiplexing or fanout applications for failover redundancy, as well as cross-over applications to aid PCB routing.

All receive channels on the DS280MB810 are AC-coupled with physical AC coupling capacitors (220 nF ±20%) on the package substrate. This ensures input common mode voltage compatibility with all link partner transmitters and eliminates the need for AC coupling capacitors on the system PCB, thereby saving cost and greatly reducing PCB routing complexity.

The DS280MB810 is configurable through a single SMBus port. The DS280MB810 can also act as an SMBus master to configure itself from an EEPROM.

The sections which follow describe the functionality of various circuits and features within the DS280MB810. For more information about how to program or operate these features refer to the DS280MB810 Programming Guide.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Device Data Path Operation

The DS280MB810 data path consists of several key blocks as shown in セクション 8.2. These key circuits are:

- セクション 8.3.2
- セクション 8.3.3
- セクション 8.3.4
- セクション 8.3.5
- セクション 8.3.6
- セクション 8.3.7

8.3.2 AC-coupled Receiver Inputs

The differential receiver for each DS280MB810 channel contains an integrated on-die 100 Ω differential termination as well as 220 nF ±20% series AC coupling capacitors embedded onto the package substrate.

8.3.3 Signal Detect

Each DS280MB810 high speed receiver has a signal detect circuit which monitors the energy level on the inputs. The signal detect circuit will enable the high-speed data path if a signal is detected, or power it off if no signal is detected. By default, this feature is enabled, but can be manually controlled though the SMBus channel registers. This can be useful if it is desired to manually force channels to be disabled. For information on how to manually operate the signal detect circuit refer to the DS280MB810 Programming Guide.

8.3.4 2-Stage CTLE

The continuous-time linear equalizer (CTLE) in the DS280MB810 consists of two stages which are configurable through the SMBus channel registers. This CTLE is designed to be highly linear to allow the DS280MB810 to preserve the transmitter's pre-cursor and post cursor signal characteristics. This highly linear behavior enables the DS280MB810 to be used in applications that use protocols such as link training, where it is important to recover and pass through incremental changes in transmit equalization.

Each stage in the CTLE has 3-bit boost control. The first CTLE stage provides a coarse adjustment of the total boost. Larger settings correspond to higher total boost. The first stage can be bypassed entirely to achieve the lowest possible total boost. The second CTLE stage acts as a fine adjustment on the total boost and impacts the shape of the boost curve accordingly. Larger settings correspond to higher total boost. The bandwidth of the CTLE can be adjusted using a 2-bit bandwidth control. Larger settings correspond to higher total bandwidth. For information on how to program the CTLE refer to the DS280MB810 Programming Guide.

In addition to high-frequency boost, the CTLE can apply wide-band amplitude gain. There are two settings (high-gain and low-gain) which work together with the driver DC gain control to affect the total input-to-output wide-band amplitude gain.

8.3.5 Driver DC Gain Control

In addition to the high-frequency boost provided by the CTLE, the DS280MB810 is also able to provide additional DC or low-frequency gain. The effective DC gain is controlled by a 3-bit field, allowing for eight levels of DC attenuation or DC gain. For information on how to configure the DC gain refer to the DS280MB810 Programming Guide.

8.3.6 2x2 Cross-point Switch

Between each group of two adjacent channels (i.e. between channels 0–1, 2–3, 4–5, and 6–7) is a full 2x2 cross-point switch. The cross-point can be configured through pin-mode (shared register 0x05[1]=1) or SMBus registers (shared register 0x05[1]=0) to operate as follows:

- · Straight-thru mode
- · Multiplex two inputs to one output
- Fanout one input to two outputs
- · Cross two inputs to two outputs

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⊠ 8-1 shows the four 2x2 cross-points available in the DS280MB810, and ⊠ 8-2 shows how each cross-point can be configured for straight-thru, multiplex, de-multiplex, or cross-over applications. Refer to the DS280MB810 Programming Guide for details on how to program the cross-point through SMBus registers.




図 8-1. Block diagram showing all four 2x2 cross-points in the DS280MB810




図 8-2. Signal distribution options available in each 2x2 cross-point (channel A can be 0, 2, 4, or 6; channel B can be 1, 3, 5, or 7)

The switching operation of the cross-point can be configured with the MUXSEL0 and MUXSEL1 pins when shared register 0x05[1]=1. Note that shared register 0x05[1] of both quads must be set to 1 to enable pin-control cross-point mode. Each quad can be selected through Reg_0xFF[5:4]. Refer to the DS280MB810 Programming Guide for more information.

The behavior of the cross-point (i.e. straight-thru, fanout, or mux) for each state of MUXSEL is illustrated in **3-3**. Note that MUXSEL0 controls channels 0, 1, 4, and 5; and MUXSEL1 controls channels 2, 3, 6, and 7.




図 8-3. Signal distribution configuration options when using pin-control mode (channel A can be 0, 2, 4, or 6; channel B can be 1, 3, 5, or 7)

8.3.7 Configurable SMBus Address

The DS280MB810's SMBus slave address is strapped at power up using the ADDR[1:0] pins. The pin state is read on power up, after the internal power-on reset completes. The ADDR[1:0] pins are four-level LVCMOS I/Os, which provide for 16 unique SMBus addresses. $\frac{1}{8}$ 8-1 lists the DS280MB810 SMBus slave address options.

7 DIT OLAVE ADDDESS	0 DIT WRITE ADDRESS	REQUIRED ADDRESS PIN STRAP VALUE			
7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	ADDR1	ADDR0		
0x18	0x30	0	0		
0x19	0x32	0	R		
0x1A	0x34	0	F		
0x1B	0x36	0	1		
0x1C	0x38	R	0		
0x1D	0x3A	R	R		
0x1E	0x3C	R	F		
0x1F	0x3E	R	1		
0x20	0x40	F	0		
0x21	0x42	F	R		
0x22	0x44	F	F		
0x23	0x46	F	1		
0x24	0x48	1	0		
0x25	0x4A	1	R		
0x26	0x4C	1	F		
0x27	0x27 0x4E		1		

表 8-1. SMBus Address Map

8.4 Device Functional Modes

8.4.1 SMBus Slave Mode Configuration

To configure the DS280MB810 for SMBus slave mode connect the EN_SMB pin to VDD with a 1-k Ω resistor. When the DS280MB810 is configured for SMBus slave mode operation the READ_EN_N becomes an active-low reset pin, resetting register values when driven to LOW, or V_{IL}. Additionally, when the DS280MB810 is configured for SMBus slave mode the ALL_DONE_N output pin is high-Z; except for when READ_EN_N is driven LOW which causes ALL_DONE_N to also be driven LOW. Refer to 2000×10^{-5} 8.6 for additional register information.

8.4.2 SMBus Master Mode Configuration (EEPROM Self Load)

To configure the DS280MB810 for SMBus master mode, leave the EN_SMB pin floating (no connect). If the DS280MB810 is configured for SMBus master mode, it will remain in the SMBus IDLE state until the READ_EN_N pin is asserted to LOW, or V_{IL} . Once the READ_EN_N pin is driven LOW, the DS280MB810 becomes an SMBus master and attempts to self-configure by reading device settings stored in an external EEPROM (SMBus 8-bit address 0xA0). When the DS280MB810 has finished reading from the EEPROM successfully, it will drive the ALL_DONE_N pin LOW and then change from an SMBus master to an SMBus slave. Not all bits in the register map can be configured through an EEPROM load. Refer to the DS280MB810 Programming Guide for more information.

When designing a system for using the external EEPROM, the user must follow these guidelines:

- Maximum EEPROM size is 8 kb (1024 x 8-bit).
- Set EN_SMB = FLOAT to configure for SMBus master mode.
- The external EEPROM 8-bit device address must be 0xA0 and capable of 400 kHz operation at 2.5 V or 3.3 V supply.
- Once the DS280MB810 completes its EEPROM load the device becomes an SMBus slave on the control bus.
- If multiple DS280MB810 devices share a single EEPROM, connect the ALL_DONE_N output of the first device to the READ_EN_N input of the next device, as shown in ☒ 8-4.




図 8-4. Example daisy chain for multiple device, single EEPROM configuration



When tying multiple DS280MB810 devices to the SDA and SDC bus, use these guidelines to configure the devices for SMBus master mode:

- Use SMBus ADDR[1:0] address bits so that each device can load its configuration from the EEPROM. The
 example below is for four devices. The first device in the sequence conventionally uses the 8-bit slave write
 address 0x30, while subsequent devices follow the address order listed below.
 - DS280MB810 instance 1 (U1): ADDR[1:0] = {0, 0} = 0x30
 - DS280MB810 instance 2 (U2): ADDR[1:0] = {0, R} = 0x32
 - DS280MB810 instance 3 (U3): ADDR[1:0] = {0, F} = 0x34
 - DS280MB810 instance 4 (U4): ADDR[1:0] = {0, 1} = 0x36
- Use a pull-up resistor on SDA and SDC; resistor value = 2 k Ω to 5 k Ω is adequate.
- Float (no connect) the EN_SMB pin (E3) on all DS280MB810 devices to configure them for SMBus master mode. The EN_SMB pin should not be dynamically changed between the high and float states.
- Daisy-chain READ_EN_N (pin F13) and ALL_DONE_N (pin D3) from one device to the next device in the following sequence so that they do not compete for master control of the EEPROM at the same time.
 - Tie READ_EN_N of the first device in the chain (U1) to GND to trigger EEPROM read immediately after the DS280MB810 power-on reset (PoR) completes. Alternatively, drive the READ_EN_N pin from a control device (micro-controller or FPGA) to trigger the EEPROM read at a specific time.
 - 2. Tie ALL DONE N of U1 to READ EN N of U2
 - 3. Tie ALL DONE N of U2 to READ EN N of U3
 - 4. Tie ALL DONE N of U3 to READ EN N of U4
 - 5. Optional: Tie ALL_DONE_N output of U4 to a micro-controller or an LED to show the devices have been loaded successfully.

Once the ALL_DONE_N status pin of the last device is flagged to indicate that all devices sharing the SMBus line have been successfully programmed, control of the SMBus line is released by the DS280MB810. The device then reverts back to SMBus slave mode. At this point, an external controller can perform any additional Read or Write operations to the DS280MB810.

Refer to the DS280MB810 Programming Guide for additional information concerning SMBus master mode.

8.5 Programming

The DS280MB810 can be programmed in two ways. The DS280MB810 can be configured as an SMBus slave (EN_SMB = HIGH) or the device can temporarily act as an SMBus master and load its configuration settings from an external EEPROM (EN_SMB = FLOAT). Refer to セクション 8.4.1 and セクション 8.4.2 for details.

8.5.1 Transfer of Data with the SMBus Interface

The System Management Bus (SMBus) is a two-wire serial interface through which a master can communicate with various system components. Slave devices are identified by a unique device address. The two-wire serial interface consists of SDC and SDA signals. SDC is a clock output from the master to all of the slave devices on the bus. SDA is a bidirectional data signal between the master and slave devices. The DS280MB810 SMBus SDC and SDA signals are open drain and require external pull-up resistors.

Start and Stop Conditions:

The master generates Start and Stop conditions at the beginning and end of each transaction:

- Start: High to LOW transition (falling edge) of SDA while SDC is HIGH.
- Stop: Low to HIGH transition (rising edge) of SDA while SDC is HIGH.

The master generates 9 clock pulses for each byte transfer. The 9th clock pulse constitutes the acknowledge (ACK) cycle. The transmitter releases SDA to allow the receiver to send the ACK signal. An ACK is when the device pulls SDA LOW, while a NACK (no acknowledge) is recorded if the line remains HIGH.

Writing data from a master to a slave consists of three parts:

- The master begins with a start condition followed by the slave device address with the R/W bit cleared.
- The master sends the 8-bit register address that will be written.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

The master sends the data byte to write for the selected register address. The register address pointer will
then increment, so the master can send the data byte for the subsequent register without re-addressing the
device, if desired. The final data byte to write should be followed by a stop condition.

SMBus read operations consist of four parts:

- The master initiates the read cycle with start condition followed by slave device address with the R/W bit cleared.
- The master sends the 8-bit register address that will be read.
- After acknowledgment from the slave, the master initiates a re-start condition.
- The slave device address is resent followed with R/W bit set.
- After acknowledgment from the slave, the data is read back from the slave to the master. The last ACK is HIGH if there are no more bytes to read.

8.6 Register Maps

Many of the registers in the DS280MB810 are divided into bit fields. This allows a single register to serve multiple purposes which may be unrelated. Often, configuring the DS280MB810 requires writing a bit field that makes up only part of a register value while leaving the remainder of the register value unchanged. The procedure for accomplishing this task is to read in the current value of the register to be written, modify only the desired bits in this value, and write the modified value back to the register. This sequence is commonly referred to as Read-Modify-Write. If the entire register is to be changed, rather than just a bit field within the register, it is not necessary to read in the current value of the register first.

Most register bits can be read or written to. However, some register bits are constrained to specific interface instructions.

Register bits can have the following interface constraints:

- R Read only
- · RW Read/Write
- RWSC Read/Write, Self-Clearing

8.6.1 Register Types: Global, Shared, and Channel

The DS280MB810 has 3 types of registers:

- 1. Global Registers These registers can be accessed at any time and are used to select between individual channel registers and shared registers, or to read back the TIID and version information.
- 2. Shared Registers These registers are used for device-level configuration, status read back or control. Set register 0xFF[0] = 0 and configure 0xFF[5:4] to access the shared registers.
- 3. Channel Registers These registers are used to control and configure specific features for each individual channel. All channels have the same channel register set and can be configured independent of each other. Set register 0xFF[0] = 1 and configure register 0xFC to access the desired channel register set.

Refer to the Programming Guide for additional information on register configuration.



8.6.2 Global Registers: Channel Selection and ID Information

The global registers can be accessed at any time, regardless of whether the shared or channel register set is selected. The DS280MB810 global registers are located at address 0xEF - 0xFF.

表 8-2. Global Register Map

			1		表 8-2. Global R	egister wap
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0xEF		0x0C			General	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	1	R	N	DEVICE_ID_QUAD_C NT[3]	TI device ID (quad count). Contains 0x0C.
	2	1	R	N	DEVICE_ID_QUAD_C NT[2]	
	1	0	R	N	DEVICE_ID_QUAD_C NT[1]	
	0	0	R	N	DEVICE_ID_QUAD_C NT[0]	
0xF0		0x00			Version Revision	
	7	0	R	N	TYPE	TI version ID. Contains 0x00.
	6	0	R	N	VERSION[6]	
	5	0	R	N	VERSION[5]	
	4	0	R	N	VERSION[4]	
	3	0	R	N	VERSION[3]	
	2	0	R	N	VERSION[2]	
	1	0	R	N	VERSION[1]	
	0	0	R	N	VERSION[0]	
0xF1		0x42			Channel Control	
	7	0	R	N	DEVICE_ID[7]	TI device ID. Contains 0x42.
	6	1	R	N	DEVICE_ID[6]	
	5	0	R	N	DEVICE_ID[5]	
	4	0	R	N	DEVICE_ID[4]	
	3	0	R	N	DEVICE_ID[3]	
	2	0	R	N	DEVICE_ID[2]	
	1	1	R	N	DEVICE_ID[1]	
	0	0	R	N	DEVICE_ID[0]	
0xF3		0x00			Channel Control	
	7	0	R	N	CHAN_VERSION[3]	TI digital channel version ID. Contains 0x00.
	6	0	R	N	CHAN_VERSION[2]	
	5	0	R	N	CHAN_VERSION[1]	
	4	0	R	N	CHAN_VERSION[0]	
	3	0	R	N	SHARE_VERSION[3]	TI digital share version ID. Contains 0x00.
	2	0	R	N	SHARE_VERSION[2]	
	1	0	R	N	SHARE_VERSION[1]	
		0	R	N	SHARE_VERSION[0]	1



表 8-2. Global Register Map (continued)

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
0xFC		0x00			General	
	7	0	RW	N	EN_CH7	Select channel 7
	6	0	RW	N	EN_CH6	Select channel 6
	5	0	RW	N	EN_CH5	Select channel 5
	4	0	RW	N	EN_CH4	Select channel 4
	3	0	RW	N	EN_CH3	Select channel 3
	2	0	RW	N	EN_CH2	Select channel 2
	1	0	RW	N	EN_CH1	Select channel 1
	0	0	RW	N	EN_CH0	Select channel 0
0xFD		0x00				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0xFE		0x03			Vendor ID	
	7	0	R	N	VENDOR_ID[7]	TI vendor ID. Contains 0x03.
	6	0	R	N	VENDOR_ID[6]	
	5	0	R	N	VENDOR_ID[5]	
	4	0	R	N	VENDOR_ID[4]	
	3	0	R	N	VENDOR_ID[3]	
	2	0	R	N	VENDOR_ID[2]	
	1	1	R	N	VENDOR_ID[1]	
	0	1	R	N	VENDOR_ID[0]	
0xFF		0x10			Channel Control	
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	EN_SHARE_Q1	Select shared registers for Quad 1 (Channels 4-7).
	4	1	RW	N	EN_SHARE_Q0	Select shared registers for Quad 0 (Channels 0-3).
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	WRITE_ALL_CH	Allows customer to write to all channels as if they are the same, but only allows to read back from the channel specified in 0xFC and 0xFD.
						Note: EN_CH_SMB must be = 1 or else this function is invalid.
	0	0	RW	N	EN_CH_SMB	1: Enables SMBus access to the channels specified in register 0xFC.
						0: The shared registers are selected, see 0xFF[5:4].



8.6.3 Shared Registers

表 8-3. Shared Register Map

表 8-3. Shared Register Map								
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description		
0x00		0x01			General			
	7	0	R	N	I ² C_ADDR[3]	I ² C strap observation. The device 7-bit slave address is 0x18 +		
	6	0	R	N	I ² C_ADDR[2]	- ² C_ADDR[3:0].		
	5	0	R	N	I ² C_ADDR[1]			
	4	0	R	N	I ² C_ADDR[0]			
	3	0	R	N	RESERVED	RESERVED		
	2	0	R	N	RESERVED	RESERVED		
	1	0	R	N	RESERVED	1'b when Quad1 Shared registers enabled.		
	0	1	R	N	RESERVED	1'b when Quad0 Shared registers enabled.		
0x01		0x02			Version Revision			
	7	0	R	N	RESERVED	RESERVED		
	6	0	R	N	RESERVED	RESERVED		
	5	0	R	N	RESERVED	RESERVED		
	4	0	R	N	RESERVED	RESERVED		
	3	0	R	N	RESERVED	RESERVED		
	2	0	R	N	RESERVED	RESERVED		
	1	1	R	N	RESERVED	RESERVED		
	0	0	R	N	RESERVED	RESERVED		
0x02		0x00			Channel Control			
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	N	RESERVED	RESERVED		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x03		0x00			Channel Control			
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	N	RESERVED	RESERVED		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x04		0x01			General			
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RWSC	N	RST_I ² C_REGS	1: Reset shared registers, bit is self-clearing.		
						0: Normal operation		
	5	0	RWSC	N	RST_I ² C_MAS	1: Self-clearing reset for I ² C master.		
						0: Normal operation		
	4	0	RW	N	FRC_EEPRM_RD	Override EN_SMB and input chain status to force EEPROM Configuration.		
						0: Normal operation		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	REGS_CLOCK_EN	RESERVED		
	1 -	1	1	1 "		_		

表 8-3. Shared Register Map (continued)

	表 8-3. Snared Register Map (continued)						
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description	
	1	0	RW	N	I ² C_MAS_CLK_EN	RESERVED	
	0	1	RW	N	I ² CSLV_CLK_EN	RESERVED	
0x05		0x00			General		
	7	0	RW	N	DISAB_EEPRM_CFG	1: Disable Master Mode EEPROM Configuration (If not started, not effective midway or after configuration).	
						0: Normal operation	
	6	0	RW	N	CRC_EN	RESERVED	
	5	0	RW	N	ML_TEST _CONTROL	RESERVED	
	4	0	R	N	EEPROM_READING _DONE	Sets 1 when EEPROM reading is done.	
	3	0	R	N	RESERVED	RESERVED	
	2	0	R	Y	CAL_CLK_INV_DIS	1: Disable the inversion of CAL_CLK_OUT.	
						0: Normal operation, CAL_CLK_OUT is inverted with respect to CAL_CLK_IN.	
	1	0	R	N	MUX_CONFIG_PIN_C TRL	1: MUXSEL0_TEST0 and MUXSEL1_TEST1 are used to configure the cross-point mux. MUXSEL0_TEST0 controls the cross-point for channels 0–1 and 4–5. MUXSEL1_TEST1 controls the cross-point for channels 2–3 and 6–7. For mux pin-control, Reg_05[0] must also be 0, which is the power-on default value. 0: Cross-point mux is configured on a per-channel basis with Reg_0x06[0].	
	0	0	R	N	TEST0_AS_CAL _CLK	RESERVED	
0x06		0x00			General		
	7	0	RW	N	RESERVED	RESERVED	
	6	0	RW	N	RESERVED	RESERVED	
	5	0	RW	N	RESERVED	RESERVED	
	4	0	RW	N	RESERVED	RESERVED	
	3	0	RW	N	RESERVED	RESERVED	
	2	0	RW	N	RESERVED	RESERVED	
	1	0	RW	N	RESERVED	RESERVED	
	0	0	RW	N	RESERVED	RESERVED	
0x07		0x00			General		
	7	0	RW	N	RESERVED	RESERVED	
	6	0	R	N	CAL_CLK_DET	1: Indicates that CAL_CLK has been detected.	
						0: Indicates that CAL_CLK has not been detected.	
	5	0	RW	N	RESERVED	RESERVED	
	4	0	RW	N	RESERVED	RESERVED	
	3	0	RW	N	MR_CAL_CLK_DET	1: Disable CAL_CLK detect.	
					_DIS	0: Enable CAL_CLK detect.	
	2	0	RW	N	RESERVED	RESERVED	
	1	0	RW	N	RESERVED	RESERVED	
	0	0	RW	Y	DIS_CAL_CLK_OUT	1: Disable CAL_CLK_OUT, output is high-Z.	
						0: Enable CAL_CLK_OUT.	
0x08		0x00			General		
	7	0	RW	N	RESERVED	RESERVED	
	6	0	RW	N	RESERVED	RESERVED	
	5	0	RW	N	RESERVED	RESERVED	
	4	0	RW	N	RESERVED	RESERVED	
	3	0	RW	N	RESERVED	RESERVED	
	2	0	RW	N	RESERVED	RESERVED	
	1	0	RW	N	RESERVED	RESERVED	



表 8-3. Shared Register Map (continued)

Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
[IILX]	0	0	RW	N	RESERVED	RESERVED
0x09		0x00	144		General	THE STATE OF THE S
0,000	7	0	R	N	RESERVED	RESERVED
	6	0	R	N	RESERVED	RESERVED
	5	0	R	N	RESERVED	RESERVED
	4	0	R	N	RESERVED	RESERVED
	3	0	R	N	RESERVED	RESERVED
	2	0	R	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x0A		0x00	1	IN .	General	THE SERVED
CAGA	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	R	N	RESERVED	RESERVED
	0	0	R	N	RESERVED	RESERVED
0x0B		0x00				
	7	0	R	N	EECFG_CMPLT	11: Not valid.
					_	10: EEPROM load completed successfully.
	6	0	R	N	EECFG_FAIL	01: EEPROM load failed after 64 attempts.
						00: EEPROM load in progress.
	5				EEOEO ATMETEL	
		0	R	N	EECFG_ATMPT[5]	Indicates number of attempts made to load EEPROM image.
	4	0	R	N N	EECFG_ATMPT[5] EECFG_ATMPT[4]	Indicates number of attempts made to load EEPROM image.
						Indicates number of attempts made to load EEPROM image.
	4	0	R	N	EECFG_ATMPT[4]	Indicates number of attempts made to load EEPROM image.
	4 3	0	R R	N N	EECFG_ATMPT[4] EECFG_ATMPT[3]	Indicates number of attempts made to load EEPROM image.
	4 3 2	0 0 0	R R R	N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2]	Indicates number of attempts made to load EEPROM image.
0x0C	4 3 2 1	0 0 0	R R R	N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1]	Indicates number of attempts made to load EEPROM image.
0x0C	4 3 2 1	0 0 0 0	R R R	N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1]	Indicates number of attempts made to load EEPROM image. 1: EEPROM load uses Fast I ² C Mode (400 kHz).
0x0C	4 3 2 1 0	0 0 0 0 0 0 0	R R R R	N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0]	
0x0C	4 3 2 1 0	0 0 0 0 0 0 0	R R R R	N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz). Internal SDA Hold Time
0x0C	4 3 2 1 0	0 0 0 0 0 0 0x91	R R R R	N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0] I ² C_FAST I ² C_SDA_HOLD[2] I ² C_SDA_HOLD[1]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz).
0x0C	4 3 2 1 0	0 0 0 0 0 0 0x91 1	R R R R R R R R R R R R R R R R R R R	N N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0] I ² C_FAST I ² C_SDA_HOLD[2]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz). Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA
0x0C	4 3 2 1 0 7	0 0 0 0 0 0 0x91 1	R R R R R R R R R R R R R R R R R R R	N N N N N N N N N N N N N N N N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0] I ² C_FAST I ² C_SDA_HOLD[2] I ² C_SDA_HOLD[1] I ² C_SDA_HOLD[0] I ² C_FLTR_DEPTH[3]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz). Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA input relative to the SDC input. Units are 100 ns. I ² C Glitch Filter Depth
0x0C	4 3 2 1 0 7 6 5 4	0 0 0 0 0 0 0x91 1	R R R R R R R R R R R R R R R R R R R	N N N N N N N N N N N N N N N N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0] I ² C_FAST I ² C_SDA_HOLD[2] I ² C_SDA_HOLD[1] I ² C_SDA_HOLD[0] I ² C_FLTR_DEPTH[3] I ² C_FLTR_DEPTH[2]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz). Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA input relative to the SDC input. Units are 100 ns.
0x0C	4 3 2 1 0 7 6 5 4 3	0 0 0 0 0 0 0x91 1 0 0	R R R R R R R R R R R R R R R R R R R	N N N N N N N N N N N N N N N N N N N	EECFG_ATMPT[4] EECFG_ATMPT[3] EECFG_ATMPT[2] EECFG_ATMPT[1] EECFG_ATMPT[0] I ² C_FAST I ² C_SDA_HOLD[2] I ² C_SDA_HOLD[1] I ² C_SDA_HOLD[0] I ² C_FLTR_DEPTH[3]	1: EEPROM load uses Fast I ² C Mode (400 kHz). 0: EEPROM load uses Standard I ² C Mode (100 kHz). Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA input relative to the SDC input. Units are 100 ns. I ² C Glitch Filter Depth This field configures the maximum width of glitch pulses on the SDC and



8.6.4 Channel Registers

表 8-4. Channel Register Map

Addr	表 8-4. Channel Register Map							
[HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description		
0x00		0x00			General			
	7	0	RW	N	CLK_CORE_DISAB	Disables 10 M core clock. This is the main clock domain for all the state machines. O: Normal operation		
	6	0	RW	N	CLK_REGS_EN	Force enable the clock to the registers. Normally, the register clock is enabled automatically on a needed basis. Normal operation		
	5	0	RW	N	RESERVED	RESERVED		
	4	0	RW	N	CLK_REF_DISAB	Disables the 25 MHz CAL_CLK domain. Normal operation		
	3	0	RW	N	RST_CORE	Reset the 10 M core clock domain. This is the main clock domain for all the state machines. O: Normal operation		
	2	0	RWSC	N	RST_REGS	Reset channel registers to power-up defaults. Normal operation		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RST_CAL_CLK	Resets the 25 MHz reference clock domain. Normal operation		
0x01		0x01			SIG_DET			
	7	0	R	N	SIGDET	Signal detect status. 1: Signal detected at RX inputs. 0: No signal detected at RX inputs.		
	6	0	R	N	SIGDET_ADJACENT	Signal detect status of adjacent channel. "Adjacent," referring to channel N+1 if N is even, or channel N-1 if N is odd. 1: Signal detected at RX inputs of adjacent channel. 0: No signal detected at RX inputs.		
	5	0	R	N	RESERVED	RESERVED		
	4	0	R	N	RESERVED	RESERVED		
	3	0	R	N	RESERVED	RESERVED		
	2	0	R	N	RESERVED	RESERVED		
	1	0	R	N	RESERVED	RESERVED		
	0	1	R	N	RESERVED	RESERVED		
0x02		0x00						
	7	0	R	N	RESERVED	RESERVED		
	6	0	R	N	RESERVED	RESERVED		
	5	0	R	N	RESERVED	RESERVED		
	4	0	R	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED RESERVED	RESERVED		
0x03	U	0x80	RW	N		RESERVED		
0.03	7	1	RW	Y	EQ_BW[1]	EQ stage one buffer current (strength) control. Impacts EQ bandwidth.		
	6	0	RW	Y	EQ_BW[0]	2'b11 yields highest bandwidth, 2'b00 yields lowest bandwidth. Refer to the Programming Guide for more information.		
	5	0	RW	Y	EQ_BST2[2]	EQ boost stage 2 controls. Directly goes to analog. No override bit is		
	4	0	RW	Y	EQ_BST2[1]	needed. Refer to the Programming Guide for more information.		
	3	0	RW	Y	EQ_BST2[0]			
	2	0	RW	Y	EQ_BST1[2]	EQ boost stage 1 controls. Directly goes to analog. No override bit is		
	1	0	RW	Y	EQ_BST1[1]	needed. Refer to the Programming Guide for more information.		
	0	0	RW	Y	EQ_BST1[0]			
0x04		0x90						



Addr		₹ 6-4. Channel Register Map (continued)							
[HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description			
	7	1	RW	N	RESERVED	RESERVED			
	6	0	RW	N	EQ_PD_SD	1: Power down signal detect			
						0: Normal operation			
	5	0	RW	Y	EQ_HIGH_GAIN	1: Enable EQ high gain			
						0: Enable EQ low gain			
	4	1	RW	Y	EQ_EN_DC_OFF	RESERVED			
	3	0	RW	Y	EQ_PD_EQ	1: Power down EQ			
						0: Enable EQ			
	2	0	RW	N	RESERVED	RESERVED			
	1	0	RW	Y	BG_SEL_IPP100[2]	CTLE bias programming. BG_SEL_IPP100[1:0] is in Reg_0x0F[5:4].			
	0	0	RW	Y	EQ_EN_BYPASS	1: Enable EQ boost stage 1 (BST1) bypass.			
						0: Normal operation, signal travels through boost stage 1 (BST1).			
0x05		0x04			SIG_DET_CONFIG				
	7	0	RW	Y	EQ_SD_PRESET	1: Force signal detect result to 1.			
						0: Normal operation			
						This bit should not be set if 0x05[6] is also set.			
	6	0	RW	Y	EQ_SD_RESET	1: Force signal detect result to 0.			
						0: Normal operation			
						This bit should not be set if 0x05[7] is also set.			
	5	0	RW	Y	EQ_REFA_SEL[1]	Signal detect assert thresholds. Refer to the Programming Guide for more			
	4	0	RW	Y	EQ_REFA_SEL[0]	information.			
	3	0	RW	Y	EQ_REFD_SEL[1]	Signal detect de-assert thresholds. Refer to the Programming Guide for			
	2	1	RW	Y	EQ_REFD_SEL[0]	more information.			
	1	0	RW	N	RESERVED	RESERVED			
	0	0	RW	N	RESERVED	RESERVED			
0x06		0xC0			GPIO2 Config				
	7	1	RW	Y	DRV_SEL_VOD[1]	Driver VOD adjust (DC gain). Refer to the Programming Guide for more			
	6	1	RW	Y	DRV_SEL_VOD[0]	information.			
	5	0	RW	Y	DRV_EQ_PD_OV	1: Driver and equalizer power down manually with Reg_0x06[3] and Reg_0x04[3], respectively.			
						0: Driver and equalizer are powered down or up by default when LOS=1/0.			
	4	0	RW	Y	DRV_SEL_MUTE _OV	Driver mute override:			
						1: Use register 0x06[1] for mute control.			
						0: Normal operation. Mute is automatically controlled by signal detect.			
	3	0	RW	Y	DRV_PD	1: Power down the driver.			
						0: Normal operation, driver power on or off is controlled by signal detect.			
	2	0	RW	Y	DRV_PD_CM_LOOP	1: Disable the driver's common mode loop control circuit.			
		_				0: Normal operation, common mode loop enabled.			
	1	0	RW	Y	DRV_SEL_MUTE	1: Mute driver if override bit is enabled.			
			D		DDV 051 001/25	0: Normal operation			
	0	0	RW	Y	DRV_SEL_SOURCE	Select the signal source for the current channel's driver using the cross- point.			
						Transmit the signal from the adjacent channel.			
						0: Transmit the signal from the local channel.			
0x07		0x00							
		0	RW	N	RESERVED	RESERVED			
	7	0	1200	.,,	TEGETTEE	NEGERVED			

A alala		表 8-4. Channel Register Map (continued)						
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description		
	5	0	RW	Y	MUX_INV_PIN_CTRL	Invert the mux pin control. Only applicable if Shared Reg_0x05[1]=1. For channels 0, 1, 4, and 5 (controlled by MUXSEL0): 0: If MUXSEL0=0, channel is in straight-thru mode. If MUXSEL0=1, channel output is from adjacent channel's EQ. 1: If MUXSEL0=1, channel is in straight-thru mode. If MUXSEL0=0, channel output is from adjacent channel's EQ. For channels 2, 3, 6, and 7 (controlled by MUXSEL1): 0: If MUXSEL1=0, channel is in straight-thru mode. If MUXSEL1=1, channel output is from adjacent channel's EQ. 1: If MUXSEL1=1, channel is in straight-thru mode. If MUXSEL1=0, channel output is from adjacent channel's EQ.		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x08		0x50						
	7	0	RW	Y	RESERVED	RESERVED		
	6	1	RW	Y	RESERVED	RESERVED		
	5	0	RW	Y	RESERVED	RESERVED		
	4	1	RW	Y	RESERVED	RESERVED		
	3	0	RW	Y	BG_SEL_IPTAT25	1: Increases the current to the CTLE by 5%.		
						0: Default		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x09		0x00						
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	N	RESERVED	RESERVED		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x0A		0x30						
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	Y	SD_EN_FAST	Fast signal detect enabled. Fast signal detect disabled.		
	5	1	RW	Y	SD_REF_HIGH	Signal detect threshold controls: 11: Normal operation		
	4	1	RW	Y	SD_GAIN	Signal detect assert or de-assert thresholds reduced. Signal detect assert or de-assert thresholds reduced. Signal detect assert or de-assert thresholds reduced.		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		
0x0B		0x1A						
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	N	RESERVED	RESERVED		
	4	1	RW	Y	RESERVED	RESERVED		
	3	1	RW	Y	RESERVED	RESERVED		



Addr						
[HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description
	2	0	RW	Y	RESERVED	RESERVED
	1	1	RW	Y	RESERVED	RESERVED
	0	0	RW	Y	RESERVED	RESERVED
0x0C		0x00				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	Y	RESERVED	RESERVED
	2	0	RW	Y	RESERVED	RESERVED
	1	0	RW	Y	RESERVED	RESERVED
	0	0	RW	Y	RESERVED	RESERVED
0x0D		0x00				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	Y	RESERVED	RESERVED
	2	0	RW	Y	RESERVED	RESERVED
	1	0	RW	Y	RESERVED	RESERVED
	0	0	RW	Y	RESERVED	RESERVED
0x0E		0x00				
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	5	0	RW	N	RESERVED	RESERVED
	4	0	RW	N	RESERVED	RESERVED
	3	0	RW	N	RESERVED	RESERVED
	2	0	RW	N	RESERVED	RESERVED
	1	0	RW	N	RESERVED	RESERVED
	0	0	RW	N	RESERVED	RESERVED
0x0F		0x00	D)4/		DE05D) (5D	DE0ED/450
	7	0	RW	N	RESERVED	RESERVED
	6	0	RW	N	RESERVED	RESERVED
	4	0	RW	Y	BG_SEL_IPP100[0] BG_SEL_IPP100[0]	CTLE bias programming. BG_SEL_IPP100[2] is in Reg_0x04[1]. 000: 0% additional current (Default) 001: 5% additional current 010: 10% additional current 011: 15% additional current 100: 20% additional current 101: 25% additional current 110: 30% additional current 111: 35% additional current
	3	0	RW	Y	BG_SEL_IPH200 _v1[1]	Program pre-driver bias current: 00: 0% additional current (Default) 01: 12.5% additional current
	2	0	RW	Y	BG_SEL_IPH200 _v1[0]	10: 25% additional current 10: 25% additional current 11: 37.5% additional current
	1	0	RW	Y	BG_SEL_IPH200 _v0[1]	Program driver bias current: 00: 0% additional current (Default) 01: 12.5% additional current
	0	0	RW	Y	BG_SEL_IPH200 _v0[0]	10: 25% additional current 11: 37.5% additional current
0x10		0x00				
	7	0	RW	N	RESERVED	RESERVED

	20 41 Chamile Regioter map (Continuou)							
Addr [HEX]	Bit	Default [HEX]	Mode	EEPROM	Field	Description		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	Y	RESERVED	RESERVED		
	4	0	RW	Y	RESERVED	RESERVED		
	3	0	RW	Y	RESERVED	RESERVED		
	2	0	RW	Y	RESERVED	RESERVED		
	1	0	RW	Y	RESERVED	RESERVED		
	0	0	RW	Y	RESERVED	RESERVED		
0x11-0x1 9		0x00						
	7	0	RW	N	RESERVED	RESERVED		
	6	0	RW	N	RESERVED	RESERVED		
	5	0	RW	N	RESERVED	RESERVED		
	4	0	RW	N	RESERVED	RESERVED		
	3	0	RW	N	RESERVED	RESERVED		
	2	0	RW	N	RESERVED	RESERVED		
	1	0	RW	N	RESERVED	RESERVED		
	0	0	RW	N	RESERVED	RESERVED		



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DS280MB810 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables while simultaneously providing signal distribution. It can be deployed in a variety of systems from backplanes and mid-planes to front ports and chip-to-chip interfaces. The following sections outline typical applications and their associated design considerations.

9.2 Typical Application

The DS280MB810 with integrated cross-point is typically used in two main application scenarios:

- 1. Backplane, mid-plane, and chip-to-chip reach extension
- 2. Front-port eye opening for copper and optical applications




図 9-1. Typical application block diagram

注

TI recommends to AC couple the DS280MB810's high-speed outputs. In some cases, ASIC or FPGA SerDes receivers support DC coupling, and it may be desirable to DC couple the DS280MB810 output with the ASIC/FPGA RX input to reduce the PCB area which would normally be consumed by AC coupling capacitors. To DC couple the DS280MB810 output with an ASIC RX input, the ASIC RX must support DC coupling and it must support an input common mode voltage of 1.05 V. To determine if the ASIC RX supports DC coupling, here are some items to consider based on \boxtimes 9-2:

1.

- 1. The ASIC RX must be AC coupled on-chip.
- 2. The ASIC RX should not force a DC bias on the RX pins.
- System designers should ensure that when the PCB powers on, the power supply rails are
 appropriately sequenced to prevent the DS280MB810's output common mode voltage from
 forward-biasing the ESD structure of the ASIC or violating the absolute maximum input voltage
 specifications of the ASIC.




図 9-2. Considerations for DC coupling to ASIC RX

9.2.1 Backplane and Mid-Plane Reach Extension

The DS280MB810 has strong equalization capabilities that allow it to equalize insertion loss and extend the reach of backplane channels by 17+ dB beyond the normal capabilities of the ASICs operating over the channel. The DS280MB810 is designed to apply gain in a linear fashion. Whenever system design constraints allow, the DS280MB810 should be placed with the higher loss channel segment at the input and the lower loss channel segment at the output; however, since the DS280MB810 operates in a linear fashion, it can also be used in applications where the lower loss channel segment is at the input and the higher loss channel segment is at the output. \boxtimes 9-3 shows a typical backplane and mid-plane configuration using the DS280MB810 to perform equalization and signal distribution for failover or redundancy. \boxtimes 9-4 shows the corresponding simplified schematic for this application.




図 9-3. Typical backplane and mid-plane application block diagram




図 9-4. Typical backplane and mid-plane simplified schematic



9.2.1.1 Design Requirements

For backplane, mid-plane, and chip-to-chip reach extension applications, use the guidelines in the table below.

DESIGN PARAMETER	REQUIREMENT
AC coupling capacitors	Generally not required. 220-nF AC coupling capacitors are included in the DS280MB810 package on the RX side.
Input channel insertion loss	≥ 10 dB at 14 GHz as a rough guideline. For best performance, the input channel insertion loss should be greater than or equal to the equalizer boost setting used in the DS280MB810.
Output channel insertion loss	Depends on downstream ASIC or FPGA SerDes capabilities. Should be ≥ 5 dB at 14 GHz as a rough guideline.
Total (input + output) channel insertion loss	Depends on downstream ASIC or FPGA SerDes capabilities. The DS280MB810 can extend the reach between two ASICs by 17+ dB beyond the ASICs' normal capabilities.
Link partner TX launch amplitude	800 mV _{PP} to 1200 mV _{PP} differential
Link partner TX FIR filter	Depends on the channel loss.

9.2.1.2 Detailed Design Procedure

The design procedure for backplane and mid-plane applications is as follows:

- Determine the total number of channels on the board which require a DS280MB810 for signal conditioning.
 This will dictate the total number of DS280MB810 devices required for the board. It is generally
 recommended that channels with similar total insertion loss on the board be grouped together in the same
 DS280MB810 device. This will simplify the device settings, as similar loss channels generally utilize similar
 settings.
- 2. Determine the maximum current draw required for all DS280MB810 devices. This may impact the selection of the regulator for the 2.5-V supply rail. To calculate the maximum current draw, multiply the maximum power supply current by the total number of DS280MB810 devices.
- 3. Determine the SMBus address scheme needed to uniquely address each DS280MB810 device on the board, depending on the total number of devices identified in step 1. Each DS280MB810 can be strapped with one of 16 unique SMBus addresses. If there are more DS280MB810 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I²C expander like the TCA/PCA family of I²C/SMBus switches and multiplexers to split the SMBus into multiple busses.
- 4. Determine if the device will be configured from EEPROM (SMBus master mode) or from the system SMBus (SMBus slave mode).
 - a. If SMBus master mode will be used, provisions should be made for an EEPROM on the board with 8-bit SMBus address 0xA0. Refer to セクション 8.4.2 for more details on SMBus Master Mode including EEPROM size requirements.
 - b. If SMBus slave mode will be used for all device configurations, an EEPROM is not needed.
- 5. Make provisions in the schematic and layout for standard decoupling capacitors between the device VDD supply and GND. Refer to セクション 10 for more information.
- 6. If there is a need to potentially upgrade to a pin-compatible TI Retimer device, then make provisions in the schematic and layout for a 25-MHz (±100 ppm) single-ended CMOS clock. Each DS280MB810 buffers the clock on the CAL_CLK_IN pin and presents the buffered clock on the CAL_CLK_OUT pin. This allows multiple (up to 20) DS280MB810 calibration clocks to be daisy chained to avoid the need for multiple oscillators on the board. If the oscillator used on the board has a 2.5-V CMOS output, then no AC coupling capacitor or resistor ladder is required at the input to CAL_CLK_IN. No AC coupling or resistor ladder is needed between one DS280MB810 CAL_CLK_OUT output and the next DS280MB810's CAL_CLK_IN input. The final DS280MB810's CAL_CLK_OUT output can be left floating. A 25 MHz clock is not required for the DS280MB810, but it is good practice to provision for it in case there is a future plan to upgrade to a pin-compatible TI Retimer device.
- 7. If there is a need to potentially upgrade to a pin-compatible TI Retimer device, then connect the INT_N pin to an FPGA or CPU for interrupt monitoring. Note that multiple INT_N outputs can be connected together. The common INT_N net should be pulled high to 2.5 V or 3.3 V. The INT_N pin on the DS280MB810 does not

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

perform the interrupt functionality that the equivalent pin on the pin-compatible Retimer device does; however, it is good practice to provision for this in case there is a future plan to upgrade to a pin-compatible TI Retimer device.

9.2.2 Front-Port Applications

The DS280MB810 has strong equalization capabilities that allow it to equalize insertion loss and extend the reach of front-port channels by 17 dB beyond the normal capabilities of the ASIC while supporting CAUI-4 and CR4 electrical requirements. The DS280MB810 is designed to apply gain in a linear fashion in order to support longer distances between the switch ASIC and the front-port module. $\boxed{3}$ 9-5 illustrates a configuration where two DS280MB810s are used to mux between one QSFP28 port and four SFP28 ports. $\boxed{3}$ 9-9 shows the simplified schematic for this application.




図 9-5. Front-port application block diagram

Standard front-port modules have AC coupling capacitors included inside the module. The DS280MB810, therefore, is ideal for front-port Egress signal conditioning applications since it includes AC coupling capacitors on the input (RX) side and does not include AC coupling capacitors on the output (TX) side.




図 9-6. DS280MB810 recommended for front-port Egress

The optimum solution for front-port Ingress signal conditioning applications depends on whether the ASIC RX supports DC coupling and whether it can support an input common mode voltage of 1.05 V. For further guidance on determining if the ASIC RX supports DC coupling, refer to \boxtimes 9-2. If the ASIC RX supports DC coupling and can tolerate an input common mode voltage of 1.05-V or less, then the DS280MB810 is the optimum solution for front-port Ingress signal conditioning. If the ASIC RX does not support DC coupling or cannot tolerate an input common mode voltage of 1.05-V, then the pin-compatible DS280DF810 Retimer with cross-point, which has integrated AC Coupling capacitors on both RX and TX, may be the optimum solution.

English Data Sheet: SNLS542






図 9-7. DS280MB810 recommended for front-port Ingress




図 9-8. DS280MB810 or DS280DF810 recommended for front-port Ingress

English Data Sheet: SNLS542




図 9-9. Front-port application simplified schematic



9.2.2.1 Design Requirements

For front-port reach extension and signal distribution applications, use the guidelines in the table below.

DESIGN PARAMETER	REQUIREMENT
AC Coupling Capacitors	Generally not required. 220-nF AC coupling capacitors are included in the DS280MB810 package on the RX side.
Input Channel Insertion Loss	≥ 10 dB at 14 GHz as a <i>rough</i> guideline. For best performance, the input channel insertion loss should be greater than or equal to the equalizer boost setting used in the Repeater.
Output Channel Insertion Loss	For best performance in <i>egress</i> applications, place the Repeater close to the front-port cage. For best performance in <i>ingress</i> applications, place the Repeater with ≥ 5 dB loss at 14 GHz between the output and the downstream ASIC.
Switch ASIC TX Launch Amplitude	600 mVppd to 1000 mVppd

9.2.2.2 Detailed Design Procedure

The design procedure for front-port applications is as follows:

- 1. Determine the total number of channels on the board which require a DS280MB810 for signal conditioning. This will dictate the total number of DS280MB810 devices required for the board. It is generally recommended that channels belonging to the same port be grouped together in the same DS280MB810 device. This will simplify the device settings, as similar loss channels generally utilize similar settings.
- 2. Determine the maximum current draw required for all DS280MB810 devices. This may impact the selection of the regulator for the 2.5-V supply rail. To calculate the maximum current draw, multiply the maximum power supply current by the total number of DS280MB810 devices.
- 3. Determine the SMBus address scheme needed to uniquely address each DS280MB810 device on the board, depending on the total number of devices identified in step 1. Each DS280MB810 can be strapped with one of 16 unique SMBus addresses. If there are more DS280MB810 devices on the board than the number of unique SMBus addresses which can be assigned, then use an I²C expander like the TCA/PCA family of I²C/SMBus switches and multiplexers to split the SMBus into multiple busses.
- 4. Determine if the device will be configured from EEPROM (SMBus master mode) or from the system I²C bus (SMBus slave mode).
 - a. If SMBus master mode will be used, provisions should be made for an EEPROM on the board with 8-bit SMBus address 0xA0. Refer to セクション 8.4.2 for more details on SMBus Master Mode including EEPROM size requirements.
 - b. If SMBus slave mode will be used for all device configurations, an EEPROM is not needed.
- 5. Make provisions in the schematic and layout for standard decoupling capacitors between the device VDD supply and GND. Refer to セクション 10 for more information.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SNLS542

9.2.3 Application Curves

9.2.3.1 Pattern Generator Characteristics

All of the example application results in the sections which follow were tested using a pattern generator with the following characteristics.




図 9-10. Pattern Generator test setup

図 9-11. Pattern Generator output at 25.78125 Gbps, 800m Vppd, PRBS9 図 9-12. Pattern Generator output at 10.31250 Gbps, 800 mVppd, PRBS9

表 9-1. Pattern Generator Characteristics

	25.78125 Gbps	10.3125 Gbps
Differential peak-to-peak voltage (VOD)	~800 mVppd	~800 mVppd
Channel loss between Pattern Generator and Scope	2 dB @ 12.9 GHz	1 dB @ 5.2 GHz
Total Jitter @ 1E-15	8.0 ps _{P-P}	13.4 ps _{P-P}
Differential Eye Height @ 1E-15	448 mV _{P-P}	596 mV _{P-P}

9.2.3.2 Equalizing Moderate Pre-Channel Loss

This example application result demonstrates the DS280MB810 equalizing for pre-channel insertion loss introduced by an FR4 channel.




図 9-13. 5 in input channel and minimal output channel test setup






表 9-2. Settings and Measurements for CAUI-4 and nPPI with 5 in input channel and minimal output channel

	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)
Transmission Line 1	5 in 5 mil FR4 + 8 in SMA cable	5 in 5 mil FR4 + 8 in SMA cable
DS280MB810 Rx Channel Loss	14 dB @ 12.9 GHz	6 dB @ 5.2 GHz
DS280MB810 Tx Channel Loss	4.5 dB @ 12.9 GHz	2 dB @ 5.2 GHz
EQ BST1	3	3
EQ BST2	0	0
EQ BW	3	3
VOD	3	2
EQ DC Gain Mode	Low	Low
Total Jitter @ 1E-15	11.9 ps _{P-P}	13.0 ps _{P-P}
Differential Eye Height @ 1E-15	338 mV _{P-P}	544 mV _{P-P}
Mask violations	0	0

9.2.3.3 Equalizing High Pre-Channel Loss

This example application result demonstrates the DS280MB810 equalizing for pre-channel insertion loss introduced by an FR4 channel.




図 9-16. 10 in input channel and minimal output channel test setup

図 9-17. 25.78125 Gbps CAUI-4 Eye Mask with 10 in
input channel and minimal output channel

図 9-18. 10.3125 Gbps nPPI Eye Mask with 10 in input channel and minimal output channel

表 9-3. Settings and Measurements for CAUI-4 and nPPI with 10 in input channel and minimal output channel

	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)
Transmission Line 1	10 in 5 mil FR4 + 8 in SMA cable	10 in 5 mil FR4 + 8 in SMA cable
DS280MB810 Rx Channel Loss	22 dB @ 12.9 GHz	10 dB @ 5.2 GHz
DS280MB810 Tx Channel Loss	4.5 dB @ 12.9 GHz	2 dB @ 5.2 GHz
EQ BST1	6	6
EQ BST2	1	1
EQ BW	3	3
VOD	3	2
EQ DC Gain Mode	Low	Low
Total Jitter @ 1E-15	11.3 ps _{P-P}	13.5 ps _{P-P}
Differential Eye Height @ 1E-15	210 mV _{P-P}	532 mV _{P-P}
Mask violations	0	0

9.2.3.4 Equalizing High Pre-Channel Loss and Moderate Post-Channel Loss

This example application result demonstrates the DS280MB810 equalizing for pre-channel and post-channel insertion loss introduced by FR4 channels.




図 9-19. 10 in input channel and 5 in output channel test setup




表 9-4. Settings and Measurements for CAUI-4 and nPPI with 10 in input channel and 5 in output channel

	25.78125 Gbps (CAUI-4)	10.3125 Gbps (nPPI)
Transmission Line 1	10 in 5 mil FR4 + 8 in SMA cable	10 in 5 mil FR4 + 8 in SMA cable
Transmission Line 2	5 in 5 mil FR4 + 8 in SMA cable	5 in 5 mil FR4 + 8 in SMA cable
DS280MB810 Rx Channel Loss	22 dB @ 12.9 GHz	10 dB @ 5.2 GHz
DS280MB810 Tx Channel Loss	14.5 dB @ 12.9 GHz	6 dB @ 5.2 GHz
EQ BST1	7	7
EQ BST2	7	7
EQ BW	3	3
VOD	3	2
EQ DC Gain Mode	Low	Low
Total Jitter @ 1E-15	14.8 ps _{P-P}	17.0 ps _{P-P}
Differential Eye Height @ 1E-15	67 mV _{P-P}	407 mV _{P-P}
Mask violations	N/A	0

9.3 Initialization Set Up

The DS280MB810 does not require any particular start-up or initialization sequence. The device defaults to a medium boost value for each channel. It is recommend that the channels be appropriately configured before data traffic is transmitted to the DS280MB810 to avoid issues with the link partner ASIC's adaption. If using pin-mode to control the cross-point switch (Shared Reg_0x05[1]=1), it is recommended that the mux and fanout configuration be set before data traffic is transmitted so that the desired signal routing and distribution is achieved. Example configuration settings can be found in the DS280MB810 Programming Guide.

10 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

1. The power supply should be designed to provide the recommended operating conditions outlined in the セクション 7 Section in terms of DC voltage, AC noise, and start-up ramp time.



- 2. The maximum current draw for the DS280MB810 is provided in the セクション 7 Section. This figure can be used to calculate the maximum current the supply must provide. Typical mission-mode current draw can be inferred from the typical power consumption in the セクション 7 Section.
- 3. The DS280MB810 **does not** require any special power supply filtering, such as ferrite beads, provided the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1-µF capacitor per power pin, and single 1.0-µF and 10-µF bulk capacitors.

11 Layout

11.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VDD pins as possible. Placing them directly underneath the device is one option if the board design permits.
- 2. High-speed differential signals should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, care should be taken to minimize the via stub, either by transitioning through most or all layers, or by back drilling.
- 4. GND relief can be used beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.
- 6. BGA landing pads for a 0.8 mm pitch flip-chip BGA are typically 0.4 mm in diameter (exposed). The actual size of the copper pad will depend on whether solder-mask-defined (SMD) or non-solder-mask-defined solder land pads are used. For more information, refer to TI's Surface Mount Technology (SMT) References website.

11.2 Layout Examples

11.2.1 Stripline Example

The following example layout demonstrates how all signals can be escaped from the BGA array using stripline routing on a generic 8+ layer stackup. This example layout assumes the following:

- Trace width: 0.15 mm (6 mil)
- Trace edge-to-edge spacing: 0.16 mm (6.4 mil)
- VIA finished hole size (diameter): 0.254 mm (10 mil)
- VIA-to-VIA spacing: 1.0 mm (39 mil), to enhance PCB manufacturability
- · No VIA-in-pad used

Note that many other escape routing options exist using different trace width and spacing combinations. The optimum trace width and spacing will depend on the PCB material, PCB routing density, and other factors. Microstrip escape routing is also possible and may be preferable in some application scenarios such as front-port applications.




図 11-1. Stripline example, Top Layer




図 11-2. Stripline example, Internal Signal Layer 1






図 11-3. Stripline example, Internal Signal Layer 2




図 11-4. Stripline example, Bottom Layer

11.2.2 Microstrip Example

The following example layout demonstrates how all signals can be escaped from the BGA array using microstrip routing on a generic 8+ layer stackup. This example layout assumes the following:

- Normal trace width: 0.27 mm (10.5 mil)
- Neck-down trace width: 0.18 mm (7 mil)
- Trace edge-to-edge spacing: 0.51 mm (20 mil)
- VIA finished hole size (diameter): 0.203 mm (8 mil)
- VIA-to-VIA spacing: 0.8 mm (31.5 mil)
- · No VIA-in-pad used

Note that many other escape routing options exist using different trace width and spacing combinations. The optimum trace width and spacing will depend on the PCB material, PCB routing density, and other factors. Stripline escape routing is also possible and may be preferable in some application scenarios such as backplane applications.




図 11-5. Microstrip Example, Top Layer





図 11-6. Microstrip Example, Internal Signal Layer 1








図 11-8. Microstrip Example, Bottom Layer



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Selection Guide for TI 25G and 28G Retimers and Repeaters Application Report
- Texas Instruments, DS280MB810 Programmer's Guide
- Texas Instruments, DS280MB810EVM User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

12.4 Trademarks

すべての商標は、それぞれの所有者に帰属します。

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS280MB810ZBLR	ACTIVE	NFBGA	ZBL	135	1000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS280MB8	Samples
DS280MB810ZBLT	ACTIVE	NFBGA	ZBL	135	250	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	DS280MB8	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS280MB810ZBLR	NFBGA	ZBL	135	1000	330.0	24.4	8.4	13.4	1.9	12.0	24.0	Q2
DS280MB810ZBLT	NFBGA	ZBL	135	250	178.0	24.4	8.4	13.4	1.9	12.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS280MB810ZBLR	NFBGA	ZBL	135	1000	367.0	367.0	45.0
DS280MB810ZBLT	NFBGA	ZBL	135	250	213.0	191.0	55.0



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated