

SLPS271G -JULY 2010-REVISED SEPTEMBER 2012

30V, N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD17510Q5A

FEATURES


- Ultralow Q_g and Q_{gd}
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


APPLICATIONS

- Point-of-Load Synchronous Buck in Networking, Telecom, and Computing Systems
- Optimized for Control and Synchronous FET
 Applications

DESCRIPTION

The NexFET[™] power MOSFET has been designed to minimize losses in power conversion applications.





PRODUCT SUMMARY

V _{DS}	Drain to Source Voltage 30					
Qg	Gate Charge Total (4.5V) 6.4					
Q _{gd}	Gate Charge Gate to Drain	1.9	nC			
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 4.5V$	5.4	mΩ		
	Drain to Source On Resistance	V _{GS} = 10V 4.1		mΩ		
V _{GS(th)}	Threshold Voltage	1.5	V			

ORDERING INFORMATION


Device	Package	Media	Qty	Ship
CSD17510Q5A	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel

ABSOLUTE MAXIMUM RATINGS

$T_A = 2$	5°C unless otherwise stated	VALUE	UNIT
V _{DS}	Drain to Source Voltage	30	V
V_{GS}	Gate to Source Voltage	±20	V
	Continuous Drain Current, T _C = 25°C	55	А
ID	Continuous Drain Current ⁽¹⁾	20	А
I _{DM}	Pulsed Drain Current, $T_A = 25^{\circ}C^{(2)}$	129	А
PD	Power Dissipation ⁽¹⁾	3	W
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse $I_D = 54A$, L = 0.1mH, $R_G = 25\Omega$	146	mJ

(1) Typical $R_{\theta JA} = 41^{\circ}C/W$ on 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.

(2) Pulse duration \leq 300µs, duty cycle \leq 2%



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NexFET is a trademark of Texas Instruments.

CSD17510Q5A

SLPS271G -JULY 2010-REVISED SEPTEMBER 2012

KAS TRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Ch	naracteristics					
BV _{DSS}	Drain to Source Voltage	$V_{GS} = 0V, I_{DS} = 250\mu A$	30			V
I _{DSS}	Drain to Source Leakage Current	$V_{GS} = 0V, V_{DS} = 24V$			1	μA
I _{GSS}	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = 20V$			100	nA
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_{DS} = 250 \mu A$	1	1.5	2.1	V
Р	Drain to Source On Registeres	$V_{GS} = 4.5V, I_{DS} = 20A$		5.4	7.3	mΩ
R _{DS(on)}	Drain to Source On Resistance	$V_{GS} = 10V, I_{DS} = 20A$		4.1	5.2	mΩ
g _{fs}	Transconductance	$V_{DS} = 15V, I_{DS} = 20A$		59		S
Dynamic	Characteristics					
C _{iss}	Input Capacitance			960	1250	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 15V,$ f = 1MHz		630	820	pF
C _{rss}	Reverse Transfer Capacitance			51	66	pF
R _G	Series Gate Resistance			0.85	1.7	Ω
Qg	Gate Charge Total (4.5V)			6.4	8.3	nC
Q _{gd}	Gate Charge Gate to Drain			1.9		nC
Q _{gs}	Gate Charge Gate to Source	V _{DS} = 15V, I _{DS} = 20A		2.7		nC
Q _{g(th)}	Gate Charge at Vth			1.5		nC
Q _{oss}	Output Charge	$V_{DS} = 13.5V, V_{GS} = 0V$		16		nC
t _{d(on)}	Turn On Delay Time			7		ns
t _r	Rise Time	V _{DS} = 15V, V _{GS} = 4.5V,		11		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 20A, R_G = 2\Omega$		9		ns
t _f	Fall Time			4.1		ns
Diode Cl	haracteristics					
V _{SD}	Diode Forward Voltage	$I_{SD} = 20A, V_{GS} = 0V$		0.85	1	V
Q _{rr}	Reverse Recovery Charge			25		nC
t _{rr}	Reverse Recovery Time	V_{DD} = 13.5V, I _F = 20A, di/dt = 300A/µs		24		ns

THERMAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


	PARAMETER	MIN	TYP	MAX	UNIT
$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case ⁽¹⁾			1.6	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient ⁽¹⁾⁽²⁾			51	°C/W

(1) R_{θJC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
 (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.



CSD17510Q5A

SLPS271G -JULY 2010-REVISED SEPTEMBER 2012



TYPICAL MOSFET CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 1. Transient Thermal Impedance

SLPS271G -JULY 2010-REVISED SEPTEMBER 2012

Texas Instruments

www.ti.com

TYPICAL MOSFET CHARACTERISTICS (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 7. On-State Resistance vs. Gate-to-Source Voltage

Figure 6. Threshold Voltage vs. Temperature





SLPS271G – JULY 2010 – REVISED SEPTEMBER 2012

TYPICAL MOSFET CHARACTERISTICS (continued)

100

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





2000 1000 1ms 100ms - DC I_{DS} - Drain-to-Source Current - A 10ms . 1s 100 ┝┪╦╢ 10 1 0.1 Single Pulse Typical R_{thetaJA} =100°C/W(min Cu) 0.01 L 0.01 0.1 1 10 50 V_{DS} - Drain-to-Source Voltage - V G001

Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching






Figure 12. Maximum Drain Current vs. Temperature



MECHANICAL DATA

Q5A Package Dimensions






Bottom View

Top View

Side View



Front View


M0135-01

DIM	MILLIMETERS							
DIM	MIN	NOM	MAX					
А	0.90	1.00	1.10					
b	0.33	0.41	0.51					
С	0.20	0.25	0.34					
D1	4.80	4.90	5.00					
D2	3.61	3.81	4.02					
E	5.90	6.00	6.10					
E1	5.70	5.75	5.80					
E2	3.38	3.58	3.78					
е	1.17	1.27	1.37					
Н	0.41	0.56	0.71					
К	1.10							
L	0.51	0.61	0.71					
L1	0.06	0.13	0.20					
θ	0°		12°					




SLPS271G -JULY 2010-REVISED SEPTEMBER 2012

Recommended PCB Pattern



NOTE: Dimensions are in mm (inches).

Stencil Recommendation




NOTE: Dimensions are in mm (inches).

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



Q5A Tape and Reel Information



NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

REVISION HISTORY

Changes from Original (July 2010) to Revision A	Page
Changed the Y axis scale for Figure 5	4
Changes from Revision A (August 2010) to Revision B	Page
- Changed $R_{DS(on)}$ Test Conditions From V_{GS} = 8V To: V_{GS} = 10V	2
Changes from Revision B (September 2010) to Revision C	Page
Absolute Maximum Ratings, changed the E _{AS} value from 45 to 146 mJ	1
Changes from Revision C (September 2010) to Revision D	Page
Added the Stencil Recommendation section	
Changes from Revision D (November 2010) to Revision E	Page
 Changed V_{GS} in the Abs Max Ratings table From: +20/-12V To: ±20V Changed from +20/-12V to 20V 	



Changes from Revision F (October 2011) to Revision G

CSD17510Q5A

Page

www.ti.com

SLPS271G -JULY 2010-REVISED SEPTEMBER 2012

C	Changes from Revision E (July 2011) to Revision F Pa							
•	Changed the I _D Continuous Drain Current, $T_c = 25^{\circ}C$ value From: 100 A To: 55 A.	1						
•	Changed Figure 10	5						
		_						

Changed Figure 10 5

Copyright © 2010–2012, Texas Instruments Incorporated



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD17510Q5A	ACTIVE	VSONP	DQJ	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD17510	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated