









**DLP470TE** JAJSOE9B - APRIL 2019 - REVISED MARCH 2023

# DLP470TE 0.47 4K UHD デジタル・マイクロミラー・デバイス

# 1 特長

- 対角 0.47 インチのマイクロミラー・アレイ
  - ディスプレイ解像度:4K UHD (3840 × 2160)
  - マイクロミラー・ピッチ:5.4 ミクロン
  - マイクロミラー傾斜角:±17°(平面に対して)
  - ボトム・イルミネーション
- 2 つの LVDS 入力データ・バス
- DLP470TE チップセットの構成部品:
  - DLP470TE DMD
  - DLPC4420 コントローラ
  - DLPA100 コントローラ・パワー・マネージメントおよ びモーター・ドライバ IC

# 2 アプリケーション

- 4K UHD ディスプレイ
- レーザー TV
- ビジネスおよび教育
- デジタル・サイネージ
- ゲーム
- ホームシアター


## 3 概要

TI DLP470TE デジタル・マイクロミラー・デバイス (DMD) は、デジタル制御型の MEMS (micro-electromechanical system) 空間光変調器 (SLM) で、色鮮やかなフル 4K UHD ディスプレイ・ソリューションを実現します。 適切な光 学システムと組み合わせることで、DLP470TE DMD は、 真の 4K UHD 解像度 (画面上に 800 万以上のピクセル) を表示し、正確で高精細の画像を様々な表面上に表示で きます。DLP470TE DMD と DLPC4420 ディスプレイ・コ ントローラの組み合わせにより、DLPA100 コントローラの 電源とモーター・ドライバは高性能システムを実現する能 力を備えており、小型パッケージの 4K UHD 高輝度ディ スプレイ・アプリケーションに最適です。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
DLP470TE	FXJ (257)	32.2mm × 22.3mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



DLP470TE のアプリケーション概略図



# **Table of Contents**

1 特長	1	7.4 Device Functional Modes	25
<b>2</b> アプリケーション		7.5 Optical Interface and System Image Quality	
3 概要		Considerations	25
4 Revision History		7.6 Micromirror Array Temperature Calculation	26
5 Pin Configuration and Functions		7.7 Micromirror Landed-On/Landed-Off Duty Cycle	27
6 Specifications		8 Application and Implementation	
6.1 Absolute Maximum Ratings		8.1 Application Information	30
6.2 Storage Conditions		8.2 Typical Application	
6.3 ESD Ratings		8.3 DMD Die Temperature Sensing	32
6.4 Recommended Operating Conditions		9 Power Supply Recommendations	
6.5 Thermal Information		9.1 DMD Power Supply Power-Up Procedure	
6.6 Electrical Characteristics		9.2 DMD Power Supply Power-Down Procedure	
6.7 Capacitance at Recommended Operating		10 Layout	
Conditions	16	10.1 Layout Guidelines	
6.8 Timing Requirements	16	10.2 Layout Example	
6.9 System Mounting Interface Loads	20	11 Device and Documentation Support	
6.10 Micromirror Array Physical Characteristics	21	11.1 Device Support	
6.11 Micromirror Array Optical Characteristics	22	11.2 サード・パーティ製品に関する免責事項	
6.12 Window Characteristics	23	11.3 Documentation Support	40
6.13 Chipset Component Usage Specification	23	11.4 Trademarks	40
7 Detailed Description	24	11.5 静電気放電に関する注意事項	40
7.1 Overview		11.6 用語集	40
7.2 Functional Block Diagram	24	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	25	Information	41

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision A (June 2022) to Revision B (September 2022)	Page
•	コントローラを DLPC4420 に変更し、チップセット・コンポーネントを製品ページにリンク	1
•	コントローラを DLPC4420 に変更、アプリケーション図を更新	1
•	Changed the controller to DLPC4420, added the lamp illumination section	11
•	Added the DMD efficiency specification	
•	Changed the controller to DLPC4420	
•	Changed the controller to DLPC4420	25
•	Changed the controller to DLPC4420, added a table with legacy part numbers and mechanical ICD	
•	Changed the controller to DLPC4420, updated the application diagrams	
•	Changed the controller to DLPC4420	31
•	Changed the controller to DLPC4420	32
•	Changed the controller to DLPC4420	
•	Changed the controller to DLPC4420	
•	Changed the controller to DLPC4420, updated the link	
_		

C	hanges from Revision * (April 2019) to Revision A (June 2022)	Page
•	このドキュメントは、最新のテキサス・インスツルメンツおよび業界データシート標準に準拠して更新されています	o
•	Updated SCP Specifications	16
•	Updated 図 6-3	18



# 5 Pin Configuration and Functions




図 5-1. Series 410 Package. 257-pin FXJ. Bottom View.

#### 注意

To ensure reliable, long-term operation of the .47-inch 4K UHD S410 DMD, it is critical to properly manage the layout and operation of the signals identified in the table below. For specific details and guidelines, refer to the *PCB Design Requirements for TI DLP Standard TRP Digital Micromirror Devices* application report before designing the board.



# 表 5-1. Pin Functions

PIN		(1)		DATA	INTERNAL		TRACE
NAME	NO.	I/O <sup>(1)</sup>	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)
D_AN(0)	C6						
D_AN(1)	C3						
D_AN(2)	E1						
D_AN(3)	C4						
D_AN(4)	D1						
D_AN(5)	B8						
D_AN(6)	F4	1					
D_AN(7)	E3	1 .	LVDS	DDR	Differential	Data negative	805.0
D_AN(8)	C11	- I	LVDS	DUK	Dillerential	Data negative	803.0
D_AN(9)	F3						
D_AN(10)	K4						
D_AN(11)	H3	1					
D_AN(12)	J3						
D_AN(13)	C13						
D_AN(14)	A5						
D_AN(15)	A3						
D_AP(0)	C7						
D_AP(1)	C2						
D_AP(2)	E2						
D_AP(3)	B4						
D_AP(4)	C1						
D_AP(5)	B7	1					
D_AP(6)	E4						
D_AP(7)	D3	l	LVDS	DDR	Differential	Data positive	805.0
D_AP(8)	C12	<b>'</b>	LVDS	DUK	Dillereritial	Data positive	003.0
D_AP(9)	F2						
D_AP(10)	J4						
D_AP(11)	G3	1					
D_AP(12)	J2	]					
D_AP(13)	C14	1					
D_AP(14)	A6	1					
D_AP(15)	A4						



PIN		(1)		DATA	INTERNAL		TRACE
NAME	NO.	I/O <sup>(1)</sup>	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)
D_BN(0)	N4						
D_BN(1)	Z11						
D_BN(2)	W4						
D_BN(3)	W10						
D_BN(4)	L1						
D_BN(5)	V8						
D_BN(6)	W6						
D_BN(7)	M1		LVDS	DDR	Differential	Data negative	805.0
D_BN(8)	R4	<b>_</b> '	LVDS	DDK	Dillerential	Data negative	605.0
D_BN(9)	W1						
D_BN(10)	U4						
D_BN(11)	V2						
D_BN(12)	Z5						
D_BN(13)	N3						
D_BN(14)	Z2						
D_BN(15)	L4						
D_BP(0)	M4						
D_BP(1)	Z12						
D_BP(2)	Z4						
D_BP(3)	Z10						
D_BP(4)	L2						
D_BP(5)	V9						
D_BP(6)	W7						
D_BP(7)	N1	ı	LVDS	DDR	Differential	Data positive	805.0
D_BP(8)	P4	] '	LVDS	DDIX	Dillerential	Data positive	003.0
D_BP(9)	V1						
D_BP(10)	T4						
D_BP(11)	V3						
D_BP(12)	Z6						
D_BP(13)	N2						
D_BP(14)	Z3						
D_BP(15)	L3	]					



PIN		(4)		DATA	INTERNAL		TRACE
NAME	NO.	I/O <sup>(1)</sup>	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)
D_CN(0)	H27						
D_CN(1)	A20						
D_CN(2)	H28						
D_CN(3)	K28						
D_CN(4)	K30						
D_CN(5)	C23						
D_CN(6)	G27						
D_CN(7)	J30		LVDS	DDR	Differential	Data negative	805.0
D_CN(8)	B24	] '	LVDS	DDK	Dillerential	Data negative	605.0
D_CN(9)	A21						
D_CN(10)	A27						
D_CN(11)	C29						
D_CN(12)	A26						
D_CN(13)	C25						
D_CN(14)	A29						
D_CN(15)	C30						
D_CP(0)	J27						
D_CP(1)	A19						
D_CP(2)	H29						
D_CP(3)	K27						
D_CP(4)	K29						
D_CP(5)	C22						
D_CP(6)	F27	1					
D_CP(7)	H30		LVDS	DDR	Differential	Data positive	805.0
D_CP(8)	B25	1 '	LVDS	אטט	Dinerential	Data positive	003.0
D_CP(9)	B21						
D_CP(10)	B27						
D_CP(11)	C28						
D_CP(12)	A25						
D_CP(13)	C24						
D_CP(14)	A28						
D_CP(15)	B30						



表 5-1. Pin Functions (continued)  PIN  DATA INTERNAL  DESCRIPTION  LEGIS  LEGIS  TRA									
NAME	NO.	I/O <sup>(1)</sup>	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)		
D_DN(0)	V25						805.0		
D_DN(1)	V28								
D_DN(2)	T30	1							
D_DN(3)	V27	1							
D_DN(4)	U30								
D_DN(5)	W23								
D_DN(6)	R27								
D_DN(7)	T28	1.	17/20	DDD	Differential	Data manufica			
D_DN(8)	V20	- I	LVDS	DDR	Differential	Data negative			
D_DN(9)	R28	1							
D_DN(10)	L27	1							
D_DN(11)	N28	1							
D_DN(12)	M28	1							
D_DN(13)	V18	1							
D_DN(14)	Z26								
D_DN(15)	Z28								
D_DP(0)	V24						805.0		
D_DP(1)	V29								
D_DP(2)	T29								
D_DP(3)	W27								
D_DP(4)	V30								
D_DP(5)	W24	1							
D_DP(6)	T27								
D_DP(7)	U28	1.	LVDS	DDR	Differential	Data positiva			
D_DP(8)	V19	- I	LVDS	DUK	Dillerential	Data positive			
D_DP(9)	R29								
D_DP(10)	M27	1							
D_DP(11)	P28								
D_DP(12)	M29								
D_DP(13)	V17								
D_DP(14)	Z25								
D_DP(15)	Z27								
SCTRL_AN	G1	I	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_AP	F1	I	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_BN	V5	1	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_BP	V4	I	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_CN	C26	I	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_CP	C27	I	LVDS	DDR	Differential	Serial control positive <sup>(2)</sup>	805.0		
SCTRL_DN	P30	I	LVDS	DDR	Differential	Serial control negative <sup>(2)</sup>	805.0		
SCTRL_DP	R30	I	LVDS	DDR	Differential	Serial control positive <sup>(2)</sup>	805.0		
DCLK_AN	H2	I	LVDS		Differential	Clock negative <sup>(2)</sup>	805.0		
DCLK_AP	H1	1	LVDS		Differential	Clock positive <sup>(2)</sup>	805.0		
DCLK_BN	V6	I	LVDS		Differential	Clock negative <sup>(2)</sup>	805.0		
DCLK_BP	V7	1	LVDS		Differential	Clock positive <sup>(2)</sup>	805.0		



PIN		I/O <sup>(1)</sup>	Olovi i	DATA	INTERNAL	DECODINE	TRACE
NAME	NO. I/O(1) SIGNAL RATE TERMINATION DESCRIPTION		LENGTH (mil)				
DCLK_CN	D27	ı	LVDS		Differential	Clock negative <sup>(2)</sup>	805.0
DCLK_CP	E27	ı	LVDS		Differential	Clock positive <sup>(2)</sup>	805.0
DCLK_DN	N29	1	LVDS		Differential	Clock negative <sup>(2)</sup>	805.0
DCLK_DP	N30	I	LVDS		Differential	Clock positive <sup>(2)</sup>	805.0
SCPCLK	A10	I	LVCMOS		Pulldown	Serial communications port clock. Active only when SCPENZ is logic low <sup>(2)</sup>	
SCPDI	A12	I	LVCMOS	SDR	Pulldown	Serial communications port data input. Synchronous to SCPCLK rising edge <sup>(2)</sup>	
SCPENZ	C10	I	LVCMOS		Pulldown	Serial communications port enable active low <sup>(2)</sup>	
SCPDO	A11	0	LVCMOS	SDR		Serial communications port output	
RESET_ADDR(0)	Z13						
RESET_ADDR(1)	W13		11/01/00		De ill de com		
RESET_ADDR(2)	V10	- 1	LVCMOS		Pulldown	Reset driver address select <sup>(2)</sup>	
RESET_ADDR(3)	W14	-					
RESET_MODE(0)	W9					Reset driver mode select <sup>(2)</sup>	
RESET_SEL(0)	V14	ı	LVCMOS		Pulldown	Reset driver level select <sup>(2)</sup>	
RESET_SEL(1)	Z8	1				Reset driver level select <sup>(2)</sup>	
RESET_STROBE	Z9	ı	LVCMOS		Pulldown	Rising edge latches in RESET_ADDR, RESET_MODE, and RESET_SEL. <sup>(2)</sup>	
PWRDNZ	A8	ı	LVCMOS		Pulldown	Active low device reset.(2)	
RESET_OEZ	W15	ı	LVCMOS		Pullup	Active low output enable for internal reset driver circuits. (2)	
RESET_IRQZ	V16	0	LVCMOS			Active low output interrupt to the DLP® display controller	
EN_OFFSET	C9	0	LVCMOS			Active high enable for external V <sub>OFFSET</sub> regulator	
PG_OFFSET	A9	I	LVCMOS		Pullup	Active low fault from external V <sub>OFFSET</sub> regulator <sup>(2)</sup>	
TEMP_N	B18		Analog			Temperature sensor diode cathode	
TEMP_P	B17		Analog			Temperature sensor diode anode	
RESERVED **MUST VERIFY WITH SRC DATA SHEET	D12, D13, D14, D15, D16, D17, D18, D19, U12, U13, U14, U15	NC	Analog		Pulldown	Do not connect on the DLP® system board. No connect. No electrical connections from CMOS bond pad to package pin	
No Connect	U16, U17, U18, U19	NC				No connect. No electrical connection from the CMOS bond pad to package pin	
RESERVED_BA	W11						
RESERVED_BB	B11		11/01/00			Do not connect on the DI Dougton has all	
RESERVED_BC	Z20	0	LVCMOS			Do not connect on the DLP system board.	
RESERVED_BD	C18						
RESERVED_PFE	A18		13.40				
RESERVED_TM	C8	- 1	LVCMOS		Pulldown	Connect to ground on the DLP system board.	
RESERVED_TP0	Z19						
RESERVED_TP1	W20	ı	Analog			Do not connect on the DLP system board.	
RESERVED_TP2	W19	1					



PIN	1		<b>2</b> 2.5		Functions (co		TRACE
NAME	NO.	I/O <sup>(1)</sup>	SIGNAL	DATA RATE	INTERNAL TERMINATION	DESCRIPTION	LENGTH (mil)
V <sub>BIAS</sub> (3)	C15, C16, V11, V12	Р	Analog			Supply voltage for positive bias level of micromirror reset signal	
V <sub>RESET</sub> (3)	G4, H4, J1, K1	Р	Analog			Supply voltage for negative reset level of micromirror reset signal	
V <sub>OFFSET</sub> (3)	A30, B2, M30, Z1, Z30	Р	Analog		Supply voltage for HVCMOS logic. Supply voltage for positive offset level of micromirror reset signal. Supply voltage for stepped high voltage at micromirror address electrodes		
V <sub>CC</sub> <sup>(3)</sup>	A24, A7, B10, B13, B16, B19, B22, B28, B5, C17, C20, D4, J29, K2, L29, M27, V13, V15, V22, W17, W21, W26, W29, W3, Z18, Z23, Z29, Z7	Р	Analog			Supply voltage for LVCMOS core. Supply voltage for positive offset level of micromirror reset signal during power down. Supply voltage for normal high level at micromirror address electrodes	
V <sub>SS</sub> <sup>(4)</sup>	A13, A22, A23, B12, B14, B15, B20, B23, B26, B29, B3, B6, B9, C19, C21, C5, D2, G2, J28, K3, L28, L30, M3, P27, P29, U29, V21, V23, V26, W12, W16, W18, W2, W22, W25, W28, W30, W5, W8, Z21, Z22, Z24	G				Device ground. Common return for all power	

- 1) I = Input, O = Output, P = Power, G = Ground, NC = No connect
- (2) These signals are very sensible to noise or intermittent power connections, which can cause irreversible DMD micromirror array damage or, to a lesser extent, image disruption. Consider this precaution during DMD board design and manufacturer handling of the DMD subassemblies.
- (3)  $V_{BIAS}$ ,  $V_{CC}$ ,  $V_{OFFSET}$ , and  $V_{RESET}$  power supplies must be connected for proper DMD operation.
- (4) V<sub>SS</sub> must be connected for proper DMD operation.



# **6 Specifications**

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under セクション 6.1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions* for extended periods may affect device reliability.

		MIN	MAX	UNIT
SUPPLY VOLTAGE	S			
V <sub>CC</sub>	Supply voltage for LVCMOS core logic <sup>(1)</sup>	-0.5	2.3	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(1)</sup> (2)	-0.5	11	V
V <sub>BIAS</sub>	Supply voltage for micromirror electrode <sup>(1)</sup>	-0.5	19	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode <sup>(1)</sup>	-15	-0.3	V
V <sub>BIAS</sub> – V <sub>OFFSET</sub>	Supply voltage difference (absolute value) <sup>(3)</sup>		11	V
V <sub>BIAS</sub> – V <sub>RESET</sub>	Supply voltage difference (absolute value) <sup>(4)</sup>		34	V
INPUT VOLTAGES			I	
	Input voltage for all other LVCMOS input pins <sup>(1)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
	Input voltage for all other LVDS input pins (1) (5)	-0.5	V <sub>CC</sub> + 0.5	V
V <sub>ID</sub>	Input differential voltage (absolute value) <sup>(6)</sup>		500	mV
I <sub>ID</sub>	Input differential current <sup>(5)</sup>		6.3	mA
Clocks			l	
$f_{ extsf{CLOCK}}$	Clock frequency for LVDS interface, DCLK_A		400	MHz
fCLOCK	Clock frequency for LVDS interface, DCLK_B		400	MHz
fCLOCK	Clock frequency for LVDS interface, DCLK_C		400	MHz
fCLOCK	Clock frequency for LVDS interface, DCLK_D		400	MHz
ENVIRONMENTAL				
T <sub>ARRAY</sub> and	Temperature, operating <sup>(7)</sup>	0	90	°C
T <sub>WINDOW</sub>	Temperature, non–operating <sup>(7)</sup>	-40	90	°C
T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(8)</sup>		30	°C
T <sub>DP</sub>	Dew point temperature, operating and non-operating (non-condensing)		81	°C

- All voltages are referenced to common ground V<sub>SS</sub>. V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub> power supplies are all required for proper DMD operation. V<sub>SS</sub> must also be connected.
- (2) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (3) Exceeding the recommended allowable voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw.
- (4) Exceeding the recommended allowable voltage difference between V<sub>BIAS</sub> and V<sub>RESET</sub> may result in excessive current draw.
- (5) LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (6) This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (7) The highest temperature of the active array (as calculated using *Micromirror Array Temperature Calculation*) or of any point along the window edge as defined in Z 7-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in Z 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, use that location.
- (8) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in ☑ 7-1. The window test points TP2, TP3, TP4, and TP5 shown in ☑ 7-1 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, use that location.

Applicable for the DMD as a component or non-operating in a system.

## **6.2 Storage Conditions**

		MIN	MAX	UNIT
T <sub>DMD</sub>	DMD storage temperature	-40	80	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) (1)		28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		24	months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Limit the exposure to dew point temperatures in the elevated range during storage and operation to less than a total cumulative time of CT<sub>ELR</sub>.

## 6.3 ESD Ratings

				VALUE	UNIT
		Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

## **6.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
VOLTAGE SU	PPLY				
V <sub>CC</sub>	LVCMOS logic supply voltage <sup>(1)</sup>	1.65	1.8	1.95	V
V <sub>OFFSET</sub>	Mirror electrode and HVCMOS voltage <sup>(1)</sup> (2)	9.5	10	10.5	V
V <sub>BIAS</sub>	Mirror electrode voltage <sup>(1)</sup>	17.5	18	18.5	V
V <sub>RESET</sub>	Mirror electrode voltage <sup>(1)</sup>	-14.5	-14	-13.5	V
V <sub>BIAS</sub> – V <sub>OFFSET</sub>	Supply voltage difference (absolute value) <sup>(3)</sup>			10.5	V
V <sub>BIAS</sub> – V <sub>RESET</sub>	Supply voltage difference (absolute value) <sup>(4)</sup>			33	V
LVCMOS INTE	ERFACE	•			
V <sub>IH(DC)</sub>	DC input high voltage <sup>(5)</sup>	0.7 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL(DC)</sub>	DC input low voltage <sup>(5)</sup>	-0.3		0.3 × V <sub>CC</sub>	V
V <sub>IH(AC)</sub>	AC input high voltage <sup>(5)</sup>	0.8 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL(AC)</sub>	AC input low voltage <sup>(5)</sup>	-0.3		0.2 × V <sub>CC</sub>	V
t <sub>PWRDNZ</sub>	PWRDNZ pulse duration <sup>(6)</sup>	10			ns
SCP INTERFA	ACE	•			
$f_{\sf SCPCLK}$	SCP clock frequency <sup>(7)</sup>			500	kHz
t <sub>SCP_PD</sub>	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO <sup>(8)</sup>	0		900	ns
t <sub>SCP_NEG_ENZ</sub>	Time between falling-edge of SCPENZ and the first rising-edge of SCPCLK	1			μs
t <sub>SCP_POS_ENZ</sub>	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			μs
t <sub>SCP_DS</sub>	SCPDI clock setup time (before SCPCLK falling edge) <sup>(8)</sup>	800			ns
t <sub>SCP_DH</sub>	SCPDI hold time (after SCPCLK falling edge) <sup>(8)</sup>	900			ns
t <sub>SCP_PW_ENZ</sub>	SCPENZ inactive pulse duration (high level)	2			μs
$f_{CLOCK}$	Clock frequency for LVDS interface (all channels), DCLK <sup>(9)</sup>			400	MHz
V <sub>ID</sub>	Input differential voltage (absolute value) <sup>(10)</sup>	150	300	440	mV



# **6.4 Recommended Operating Conditions (continued)**

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common mode voltage <sup>(10)</sup>	1100	1200	1300	mV
V <sub>LVDS</sub>	LVDS voltage <sup>(10)</sup>	880		1520	mV
t <sub>LVDS_RSTZ</sub>	Time required for LVDS receivers to recover from PWRDNZ			2000	ns
Z <sub>IN</sub>	Internal differential termination resistance	80	100	120	Ω
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONME	ENTAL				
<del>-</del>	Array temperature, long-term operational <sup>(11)</sup> (12) (13) (23)	10		40 to 70 <sup>(23)</sup>	°C
T <sub>ARRAY</sub>	Array temperature, short-term operational <sup>(12)</sup> (15)	0	-	10	°C
T <sub>WINDOW</sub>	Window temperature – operational <sup>(16)</sup> (17)			85	°C
T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(18)</sup> (19)			14	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non–condensing) <sup>(20)</sup>			28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing)(21)	28		36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range			24	months
		MIN	NOM	MAX	UNIT
VOLTAGE S	UPPLY				
V <sub>CC</sub>	LVCMOS logic supply voltage <sup>(1)</sup>	1.65	1.8	1.95	V
V <sub>OFFSET</sub>	Mirror electrode and HVCMOS voltage(1) (2)	9.5	10	10.5	V
V <sub>BIAS</sub>	Mirror electrode voltage <sup>(1)</sup>	17.5	18	18.5	V
V <sub>RESET</sub>	Mirror electrode voltage <sup>(1)</sup>	-14.5	-14	-13.5	V
V <sub>BIAS</sub> – V <sub>OFFSET</sub>	Supply voltage difference (absolute value) <sup>(3)</sup>			10.5	V
V <sub>BIAS</sub> – V <sub>RESET</sub>	Supply voltage difference (absolute value) <sup>(4)</sup>			33	V
LVCMOS IN	TERFACE				
V <sub>IH(DC)</sub>	DC input high voltage <sup>(5)</sup>	0.7 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL(DC)</sub>	DC input low voltage <sup>(5)</sup>	-0.3		0.3 × V <sub>CC</sub>	V
V <sub>IH(AC)</sub>	AC input high voltage <sup>(5)</sup>	0.8 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL(AC)</sub>	AC input low voltage <sup>(5)</sup>	-0.3		0.2 × V <sub>CC</sub>	V
t <sub>PWRDNZ</sub>	PWRDNZ pulse duration <sup>(6)</sup>	10			ns
SCP INTERF	FACE				
$f_{\sf SCPCLK}$	SCP clock frequency <sup>(7)</sup>			500	kHz
t <sub>SCP_PD</sub>	Propagation delay, Clock to Q, from rising–edge of SCPCLK to valid SCPDO <sup>(8)</sup>	0		900	ns

English Data Sheet: DLPS161



## 6.4 Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
t <sub>SCP_NEG_ENZ</sub>	Time between falling-edge of SCPENZ and the first rising- edge of SCPCLK	1			μs
t <sub>SCP_POS_ENZ</sub>	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			μs
t <sub>SCP_DS</sub>	SCPDI Clock setup time (before SCPCLK falling edge) <sup>(8)</sup>	800			ns
t <sub>SCP_DH</sub>	SCPDI Hold time (after SCPCLK falling edge) <sup>(8)</sup>	900			ns
t <sub>SCP_PW_ENZ</sub>	SCPENZ inactive pulse duration (high level)	2	,		μs
LVDS INTERF	ACE			-	
fCLOCK	Clock frequency for LVDS interface (all channels), DCLK <sup>(10)</sup>			400	MHz
V <sub>ID</sub>	Input differential voltage (absolute value) <sup>(11)</sup>	150	300	440	mV
V <sub>CM</sub>	Common mode voltage <sup>(11)</sup>	1100	1200	1300	mV
V <sub>LVDS</sub>	LVDS voltage <sup>(11)</sup>	880	,	1520	mV
t <sub>LVDS_RSTZ</sub>	Time required for LVDS receivers to recover from PWRDNZ			2000	ns
Z <sub>IN</sub>	Internal differential termination resistance	80	100	120	Ω
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONMEN	NTAL			1	
<b>-</b>	Array temperature, long–term operational <sup>(13)</sup> (14) (16)	10		40 to 70 <sup>(15)</sup>	°C
T <sub>ARRAY</sub>	Array temperature, short–term operational <sup>(14)</sup> (17)	0		10	°C
T <sub>WINDOW</sub>	Window temperature – operational <sup>(21)</sup> (23)			85	°C
T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(18)</sup> (19)			14	°C
T <sub>DP -AVG</sub>	Average dew point temperature (non-condensing)(20)			28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(22)</sup>	28		36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range			24	Months
ILLUMINATIO	N (Lamp)		,	1	
L	Operating system luminance <sup>(19)</sup>			4000	lm
ILL <sub>UV</sub>	Illumination wavelengths < 395 nm <sup>(13)</sup>		0.68	2.00	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 395 nm and 800 nm	Ther	mally limi	ted	mW/cm <sup>2</sup>
ILL <sub>IR</sub>	Illumination wavelengths > 800 nm			10	mW/cm <sup>2</sup>
ILL <sub>θ</sub>	Illumination marginal ray angle <sup>(23)</sup>			55	deg
ILLUMINATIO					
L	Operating system luminance <sup>(19)</sup>			5500	lm
ILL <sub>UV</sub>	Illumination wavelengths < 436 nm <sup>(13)</sup>			0.45	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 436 nm and 800 nm	Theri	mally Limi	ited	mW/cm <sup>2</sup>
ILL <sub>IR</sub>	Illumination wavelengths > 800 nm			10	mW/cm <sup>2</sup>
ILL <sub>θ</sub>	Illumination marginal ray angle <sup>(23)</sup>			55	deg

- (1) All voltages are referenced to common ground V<sub>SS</sub>. V<sub>BIAS</sub>, V<sub>CC</sub>, V<sub>OFFSET</sub>, and V<sub>RESET</sub> power supplies are all required for proper DMD operation. V<sub>SS</sub> must also be connected.
- (2) V<sub>OFFSET</sub> supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage difference |V<sub>BIAS</sub> − V<sub>OFFSET</sub>| must be less than the specified limit. See *Power Supply Recommendations*, 図 9-1, and 表 9-1.
- (4) To prevent excess current, the supply voltage difference |V<sub>BIAS</sub> − V<sub>RESET</sub>| must be less than the specified limit. See *Power Supply Recommendations*, 図 9-1, and 表 9-1.
- (5) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, "Low-Power Double Data Rate (LPDDR)" JESD209B. Tester conditions for V<sub>IH</sub> and V<sub>IL</sub>.
  - Frequency = 60 MHz. Maximum rise time = 2.5 ns at 20/80
  - Frequency = 60 MHz. Maximum fall time = 2.5 ns at 80/20
- (6) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.




- (7) The SCP clock is a gated clock. Duty cycle must be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (8) See 3 6-2.
- (9) See LVDS timing requirements in *Timing Requirements*.
- (10) See LVDS waveform requirements in the specifications.
- (11) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination reduces device lifetime.
- (12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 🗵 7-1 and the package thermal resistance (*Thermal Information*) using the *Micromirror Array Temperature Calculation*.
- (13) Long-term is defined as the usable life of the device.
- (14) CP internal oscillator is specified to operate all SCP registers. For all SCP operations, DCLK is required.
- (15) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as the cumulative time over the usable life of the device and is less than 500 hours.
- (16) The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 10 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, use that location.
- (17) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including the pond of micromirrors (POM), cannot exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.
- (18) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in 🗵 7-1. The window test points TP2, TP3, TP4, and TP5 shown in 🗵 7-1 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta in temperature, that point needs to be used.
- (19) DMD is qualified at the combination of the maximum temperature and maximum lumens specified. Operation of the DMD outside of these limits has not been tested.
- (20) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (21) Limit exposure to dew point temperatures in the elevated range during storage and operation to less than a total cumulative time of CT<sub>ELR</sub>.
- (22) Supported for video applications only
- (23) Per the Maximum Recommended Array Temperature Derating Curve, the maximum operational array temperature is derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS161



☑ 6-1. Maximum Recommended Array Temperature - Derating Curve

#### 6.5 Thermal Information

	DLP470TE	
THERMAL METRIC	FXJ Package	UNIT
	257 PINS	
Thermal resistance, active area to test point 1 (TP1) <sup>(1)</sup>	0.90	°C/W

<sup>(1)</sup> The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the temperature range specified in the *Recommended Operating Conditions*.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems need to be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

Over operating free-air temperature range (unless otherwise noted).

#### 6.6 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High level output voltage	$V_{CC} = 1.8 \text{ V}, I_{OH} = -2 \text{ mA}$	0.8 × V <sub>CC</sub>		V
V <sub>OL</sub>	Low level output voltage	V <sub>CC</sub> = 1.95 V, I <sub>OL</sub> = 2 mA		0.2 × V <sub>CC</sub>	V
I <sub>OZ</sub>	High impedance output current	V <sub>CC</sub> = 1.95 V	-40	25	μΑ
I <sub>IL</sub>	Low level input current	V <sub>CC</sub> = 1.95 V, V <sub>I</sub> = 0	-1		μA



## **6.6 Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
I <sub>IH</sub>	High level input current <sup>(1)</sup>	V <sub>CC</sub> = 1.95 V, V <sub>I</sub> = V <sub>CC</sub>		110	μΑ
I <sub>CC</sub>	Supply current V <sub>CC</sub> (2)	V <sub>CC</sub> = 1.95 V		1500	) mA
I <sub>OFFSET</sub>	Supply current V <sub>OFFSET</sub> (3)	V <sub>OFFSET</sub> = 10.5 V		13.2	2 mA
I <sub>BIAS</sub>	Supply current V <sub>BIAS</sub> (3) (4)	V <sub>BIAS</sub> = 18.5 V		3.6	mA
I <sub>RESET</sub>	Supply current V <sub>RESET</sub> (4)	V <sub>RESET</sub> = -14.5 V		_(	) mA
P <sub>CC</sub>	Supply power dissipation V <sub>CC</sub>	V <sub>CC</sub> = 1.95 V		2925.0	) mW
P <sub>OFFSET</sub>	Supply power dissipation V <sub>OFFSET</sub> <sup>(3)</sup>	V <sub>OFFSET</sub> = 10.5 V		138.6	6 mW
P <sub>BIAS</sub>	Supply power dissipation V <sub>BIAS</sub> <sup>(3)</sup> <sup>(4)</sup>	V <sub>BIAS</sub> = 18.5 V		66.6	6 mW
P <sub>RESET</sub>	Supply power dissipation V <sub>RESET</sub> <sup>(4)</sup>	V <sub>RESET</sub> = -14.5 V		130.	5 mW
P <sub>TOTAL</sub>	Supply power dissipation V <sub>TOTAL</sub>			3260.7	mW

- (1) Applies to LVCMOS pins only. Excludes LVDS pins and MBRST (15:0) pins.
- (2) See the Pin Functions table for pull-up and pull-down configuration per device pin.
- (3) To prevent excess current, the supply voltage difference |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than the specified limits listed in the Recommended Operating Conditions table.
- (4) To prevent excess current, the supply voltage difference |V<sub>BIAS</sub> V<sub>RESET</sub>| must be less than specified limit in *Recommended Operating Conditions*.

## 6.7 Capacitance at Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>I_lvds</sub>	LVDS input capacitance 2xLVDS	f = 1 MHz			20	pF
C <sub>I_nonlvds</sub>	Non-LVDS input capacitance 2xLVDS	f = 1 MHz			20	pF
C <sub>I_tdiode</sub>	Temperature diode input capacitance 2xLVDS	f = 1 MHz			30	pF
Co	Output capacitance	f = 1 MHz			20	pF

# 6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
SCP <sup>(1)</sup>					-	
t <sub>r</sub>	Rise time	20% to 80% reference points			30	ns
t <sub>f</sub>	Fall time	80% to 20% reference points			30	ns
LVDS	2)	·				
t <sub>r</sub>	Rise slew rate	20% to 80% reference points	0.7	1		V/ns
t <sub>f</sub>	Fall slew rate	80% to 20% reference points	0.7	1		V/ns
		DCLK_A, LVDS pair	2.5			ns
	Clock cycle	DCLK_B, LVDS pair	2.5			ns
t <sub>C</sub>	Clock cycle	DCLK_C, LVDS pair	2.5			ns
		DCLK_D, LVDS pair	2.5			ns
		DCLK_A, LVDS pair	1.19	1.25		ns
	Pulse duration	DCLK_B, LVDS pair	1.19	1.25		ns
t <sub>W</sub>	ruise duration	DCLK_C, LVDS pair	1.19	1.25		ns
		DCLK_D, LVDS pair	1.19	1.25		ns

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




## **6.8 Timing Requirements (continued)**

			MIN	NOM	MAX	UNIT
		D_A(15:0) before DCLK_A, LVDS pair	0.275			ns
		D_B(15:0) before DCLK_B, LVDS pair	0.275			ns
		D_C(15:0) before DCLK_C, LVDS pair	0.275			ns
	Catum time	D_D(15:0) before DCLK_D, LVDS pair	0.275			ns
t <sub>Su</sub>	Setup time	SCTRL_A before DCLK_A, LVDS pair	0.275	,		ns
		SCTRL_B before DCLK_B, LVDS pair	0.275			ns
		SCTRL_C before DCLK_C, LVDS pair	0.275			ns
		SCTRL_D before DCLK_D, LVDS pair	0.275			ns
		D_A(15:0) after DCLK_A, LVDS pair	0.195			ns
		D_B(15:0) after DCLK_B, LVDS pair	0.195			ns
		D_C(15:0) after DCLK_C, LVDS pair	0.195			ns
	I lald time	D_D(15:0) after DCLK_D, LVDS pair	0.195			ns
t <sub>h</sub>	Hold time	SCTRL_A after DCLK_A, LVDS pair	0.195			ns
		SCTRL_B after DCLK_B, LVDS pair	0.195			ns
		SCTRL_C after DCLK_C, LVDS pair	0.195			ns
		SCTRL_D after DCLK_D, LVDS pair	0.195			ns
t <sub>SKEW</sub>	Skew time	Channel B relative to channel A (3) (4)	-1.25		1.25	ns
t <sub>SKEW</sub>	Skew time	Channel D relative to channel C <sup>(5)</sup> (6), LVDS pair	-1.25		1.25	ns

- (1) See the specifications for rise time and fall time for SCP.
- (2) See the specifications the for timing requirements for LVDS.
- (3) Channel A (Bus A) includes the following LVDS pairs: DCLK\_AN and DCLK\_AP, SCTRL\_AN and SCTRL\_AP, D\_AN(15:0) and D\_AP(15:0).
- (4) Channel B (Bus B) includes the following LVDS pairs: DCLK\_BN and DCLK\_BP, SCTRL\_BN and SCTRL\_BP, D\_BN(15:0) and D\_BP(15:0).
- (5) Channel C (Bus C) includes the following LVDS pairs: DCLK\_CN and DCLK\_CP, SCTRL\_CN and SCTRL\_CP, D\_CN(15:0) and D\_CP(15:0).
- (6) Channel D (Bus D) includes the following LVDS pairs: DCLK\_DN and DCLK\_DP, SCTRL\_DN and SCTRL\_DP, D\_DN(15:0) and D DP(15:0).




## 6.8.1 Timing Diagrams




See Recommended Operating Conditions for  $f_{\text{SCP\_LK}}, t_{\text{SCP\_DS}}, t_{\text{SCP\_DH}}$  and  $t_{\text{SCP\_PD}}$  specifications.

図 6-2. SCP Timing Requirements



See  $\it Timing Diagrams$  for  $\it t_r$  and  $\it t_f$  specifications and conditions.


図 6-3. SCP Requirements for Rise and Fall



For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment.

#### 図 6-4. Test Load Circuit for Output Propagation Measurement






See Recommended Operating Conditions for  $V_{CM}$ ,  $V_{ID}$ , and  $V_{LVDS}$  specifications and conditions.

図 6-5. LVDS Waveform Requirements





See Timing Diagrams for timing requirements and LVDS pairs per channel (bus) defining D\_P(?:0) and D\_N(?:0).

図 6-6. Timing Requirements

# 6.9 System Mounting Interface Loads

表 6-1. System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Thermal interface area <sup>(1)</sup>			12	kg
Electrical interface area <sup>(1)</sup>			25	kg

(1) Uniformly distributed within area shown in ⊠ 6-7.

English Data Sheet: DLPS161






図 6-7. System Mounting Interface Loads

## **6.10 Micromirror Array Physical Characteristics**

表 6-2. Micromirror Array Physical Characteristics

at a minimum further than a management of the ma						
PARAMETER	VALUE	UNIT				
Number of active columns (1)	M	1920	micromirrors			
Number of active rows (1)	N	1080	micromirrors			
Micromirror (pixel) pitch (1)	Р	5.4	μm			
Micromirror active array width (1)	Micromirror pitch × number of active columns	10.368	mm			
Micromirror active array height (1)	Micromirror pitch × number of active rows	5.832	mm			
Micromirror active border (top / bottom) (2)	Pond of micromirrors (POM)	80	micromirrors/side			
Micromirror active border (right / left) (2)	Pond of micromirrors (POM)	84	micromirrors/side			

<sup>(1)</sup> See 🗵 6-8.

<sup>(2)</sup> The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the pond of micromirrors (POM). These micromirrors are prevented from tilting toward the bright or "on" state but still require an electrical bias to tilt toward "off."






図 6-8. Micromirror Array Physical Characteristics

Refer to section *Micromirror Array Physical Characteristics* table for M, N, and P specifications.

## **6.11 Micromirror Array Optical Characteristics**


表 6-3. Micromirror Array Optical Characteristics

20 or innormation 7 and 9 options or instruction of the									
PARAMETER		MIN	NOM	MAX	UNIT				
Mirror tilt angle, variation device to device <sup>(1) (2) (3) (4)</sup>	15.6	17.0	18.4	degrees					
	Adjacent micromirrors			0					
Number of out-of-specification micromirrors <sup>(5)</sup>	Non-Adjacent micromirrors			10	micromirrors				
DMD Efficiency (420 nm – 680 nm)			68		%				

- (1) Measured relative to the plane formed by the overall micromirror array
- (2) Variation can occur between any two individual mircromirrors located on the same device or located on different devices.
- (3) Additional variation exists between the micromirror array and the package datums. See package drawing.
- (4) See 🗵 6-9.



(5) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states.



- A. Pond of micromirrors (POM) omitted for clarity.
- B. Refer to section *Micromirror Array Physical Characteristics* table for M, N, and P specifications.

図 6-9. Micromirror Landed Orientation and Tilt

#### 6.12 Window Characteristics

表 6-4. DMD Window Characteristics

DESCRIPTION	MIN	NOM
Window material		Corning Eagle XG
Window refractive index at 546.1 nm		1.5119
Window transmittance, minimum within the wavelength range 420-680 nm. Applies to all angles 0°-30° AOI. (1) (2)	97%	
Window transmittance, average over the wavelength range 420-680 nm. Applies to all angles 30°-45° AOI.	97%	

- (1) Single-pass through both surfaces and glass.
- (2) Angle of incidence (AOI) is the angle between an incident ray and the normal to a reflecting or refracting surface.

## 6.13 Chipset Component Usage Specification

Reliable function and operation of the DLP470TE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.




## 7 Detailed Description

#### 7.1 Overview

The DMD is a 0.47-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is low voltage differential signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the *Functional Block Diagram*. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP470TE DMD is part of the chipset that comprises the DLP470TE DMD, the DLPC4420 display controller, and the DLPA100 power and motor driver. To ensure reliable operation, the DLP470TE DMD must always be used with the DLPC4420 display controller and the DLPA100 power and motor driver.

## 7.2 Functional Block Diagram



English Data Sheet: DLPS161

注

Channels C and D not shown. For pin details on channels A, B, C, and D, refer to the *Pin Configurations and Functions* table and the LVDS interface section of *Timing Diagrams*. RESET\_CTRL is utilized in applications when an external reset signal is required.

## 7.3 Feature Description

#### 7.3.1 Power Interface

The DMD requires five DC voltages: DMD\_P3P3V, DMD\_P1P8V,  $V_{OFFSET}$ ,  $V_{RESET}$ , and  $V_{BIAS}$ . DMD\_P3P3V is created by the DLPA100 power and motor driver and is used on the DMD board to create the other 4 DMD voltages, as well as powering various peripherals (TMP411, I²C, and TI level translators). DMD\_P1P8V is created by the TI PMIC LP38513S and provides the  $V_{CC}$  voltage required by the DMD.  $V_{OFFSET}$  (10 V),  $V_{RESET}$  (-14 V), and  $V_{BIAS}$  (18 V) are made by the TI PMIC TPS65145 and are supplied to the DMD to control the micromirrors.

#### **7.3.2 Timing**

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. The specifications show an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

#### 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4420 display controller. For more information, see the *DLPC4420 Display Controller Data Sheet* or contact a TI applications engineer.

#### 7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area needs to be the same. This angle cannot exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, contrast degradation, and objectionable artifacts in the display border or active area could occur.

#### 7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.



#### 7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

## 7.6 Micromirror Array Temperature Calculation




図 7-1. DMD Thermal Test Points

English Data Sheet: DLPS161

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
(1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
 (2)

#### where

- T<sub>ARRAY</sub> = computed array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = thermal resistance of package from array to ceramic TP1 (°C/Watt)
- Q<sub>ARRAY</sub> = Total DMD power on the array (Watts) (electrical + absorbed)
- Q<sub>ELECTRICAL</sub> = nominal electrical power
- Q<sub>ILLUMINATION</sub> = (C<sub>L2W</sub> × SL)
- C<sub>L2W</sub> = Conversion constant for screen lumens to power on DMD (Watts/Lumen)
- SL = measured screen lumens

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.9 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a 1-Chip DMD system with projection efficiency from the DMD to the screen of 87%.

The conversion constant CL2W is based on array characteristics. It assumes a spectral efficiency of 300 lumens/ Watt for the projected light and illumination distribution of 83.7% on the active array, and 16.3% on the array border.

Sample calculations for typical projection application:

$$Q_{ELECTRICAL} = 0.9 \text{ W}$$
(3)

$$C_{L2W} = 0.00266$$
 (4)

$$SL = 4000 \text{ Im}$$
 (5)

$$T_{CERAMIC} = 55.0^{\circ}C \tag{6}$$

$$Q_{ARRAY} = 0.9 \text{ W} + (0.00266 \times 4000 \text{ lm}) = 11.54 \text{ W}$$
 (7)

$$T_{ARRAY} = 55.0^{\circ}C + (11.54 \text{ W} \times 0.90^{\circ}C/W) = 65.39^{\circ}C$$
 (8)

#### 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

## 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time), whereas 0/100 indicate that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON for 50% of the time (and OFF for 50% of the time).

Note that when assessing the landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.



#### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD usable life.

Note that it is the symmetry or asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

#### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect DMD usable life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD usable life. This is quantified in the de-rating curve shown in  $\boxtimes$  6-1. The importance of this curve is that:

- · All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature at a given long-term average landed duty cycle.

#### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the; gray scale value, as shown in 表 7-1.

GRAYSCALE VALUE LANDED DUTY CYCLE 0% 0/100 10% 10/90 20% 20/80 30/70 30% 40% 40/60 50% 50/50 60% 60/40 70% 70/30 80/20 80% 90/10 100% 100/0

表 7-1. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

Use the following equation to calculate the landed duty cycle of a given pixel during a specified time period

Product Folder Links: DLP470TE

English Data Sheet: DLPS161

Landed Duty Cycle = (Red\_Cycle\_% × Red\_Scale\_Value) + (Green\_Cycle\_% × Green\_Scale\_Value) + (Blue\_Cycle\_% × Blue\_Scale\_Value)

#### where

- Red\_Cycle\_% represents the percentage of the frame time that red is displayed to achieve the desired white point
- Green\_Cycle\_% represents the percentage of the frame time that green is displayed to achieve the desired white point
- Blue\_Cycle\_% represents the percentage of the frame time that blue is displayed to achieve the desired white point

For example, assume that the red, green, and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, and blue color intensities are as shown in  $\pm$  7-2 and  $\pm$  7-3.

表 7-2. Example Landed Duty Cycle for Full-Color, Color Percentage

CYCLE PERCENTAGE						
RED	GREEN	BLUE				
50%	20%	30%				

表 7-3. Example Landed Duty Cycle for Full-Color

	SCALE VALUE		LANDED DUTY
RED	GREEN	BLUE	CYCLE
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0



## 8 Application and Implementation

注

Information in the following application section is not part of the TI component specifications, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

Texas Instruments DLP® technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, towards the projection optics or collection optics. The new TRP pixel with a higher tilt angle increases brightness performance and enables smaller system electronics for size constrained applications. Typical applications using the DLP470NE include home theater, digital signage, interactive displays, low-latency gaming displays, and portable smart displays.

The most recent class of chipsets from Texas Instruments is based on a breakthrough micromirror technology called TRP. With a smaller pixel pitch of  $5.4~\mu m$  and increased tilt angle of 17 degrees, TRP chipsets enable higher resolution in a smaller form factor and enhanced image processing features while maintaining high optical efficiency. DLP® chipsets are a great fit for any system that requires high resolution and high brightness displays. The following orderables have been replaced by the DLP470TE.

#### **Device Information**

PART NUMBER	PACKAGE	BODY SIZE (NOM)	Mechanical ICD
1910-5532B	FXJ (257)	32.2 mm × 22.3 mm	2516207
1910-5537B	FXJ (257)	32.2 mm × 22.3 mm	2516207
1910-553AB	FXJ (257)	32.2 mm × 22.3 mm	2516207

## 8.2 Typical Application

The DLP470TE DMD combined with two DLPC4420 display controllers, an FPGA, a power management device DLPA100, and other electrical, optical, and mechanical components, enables bright, affordable, full 4K UHD display solutions. 

8-1 shows a typical 4K UHD system application using the DLP470TE DMD.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS161






図 8-1. Typical DLPC4420 4K UHD Application (LED, Top; LPCW, Bottom)

#### 8.2.1 Design Requirements

A DLP470TE projection system is created by using the DMD chipset, including the DLP470TE digital micromirror device (DMD), the DLPC4420 controller, and the DLPA100 power management and motor driver. The DLP470TE is used as the core imaging device in the display system and contains a 0.47-inch array of micromirrors. The DLPC4420 controller is the digital interface between the DMD and the rest of the system,

taking digital input from a front-end receiver and driving the DMD over a high-speed interface. The DLPA100 power management device provides voltage regulators for the DMD, controller, and illumination functionality.

Other core components of the display system include an FPGA, illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

#### 8.2.2 Detailed Design Procedure

For a complete DLP® system, an optical module or light engine is required that contains the DLP470TE DMD, associated illumination sources, optical elements, and necessary mechanical components.

To ensure reliable operation, the DLP470TE DMD must always be used with the DLPC4420 display controller and the DLPA100 PMIC driver. Refer to the PCB design requirements to see DLP standard TRP digital micromirror devices for the DMD board design and manufacturer handling of the DMD sub-assemblies.

## 8.2.3 Application Curves

When LED illumination is utilized, the typical LED-current-to-luminance relationship is shown in 🗵 8-2.





図 8-2. Luminance vs. Current

## 8.3 DMD Die Temperature Sensing

The DMD features a built-in thermal diode that measures the temperature at one corner of the die outside the micromirror array. The thermal diode can be interfaced with the TMP411 temperature sensor as shown in  $\boxtimes$  8-3. The serial bus from the TMP411 can be connected to the DLPC4420 display controller to enable its temperature sensing features. See the DLPC4420 Programmers' Guide for instructions on installing the DLPC4420 controller support firmware bundle and obtaining the temperature readings.

The software application contains functions to configure the TMP411 to read the DMD temperature sensor diode. This data can be leveraged to incorporate additional functionality in the overall system design such as adjusting illumination, fan speeds, and so forth. All communication between the TMP411 and the DLPC4420 controller will be completed using the I<sup>2</sup>C interface. The TMP411 connects to the DMD via pins B17 and B18 as outlined in *Pin Configuration and Functions*.



- A. Details omitted for clarity, see the TI Reference Design for connections to the DLPC4420 controller.
- B. See the TMP411 data sheet for system board layout recommendation.
- C. See the TMP411 data sheet and the TI reference design for suggested component values for R1, R2, R3, R4, and C1.
- D. R5 = 0  $\Omega$ . R6 = 0  $\Omega$ . Zero ohm resistors need to be located close to the DMD package pins.

図 8-3. TMP411 Sample Schematic



# 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:

- V<sub>SS</sub>
- V<sub>BIAS</sub>
- V<sub>CC</sub>
- V<sub>OFFSET</sub>
- V<sub>RESET</sub>

DMD power-up and power-down sequencing is strictly controlled by the ®DLP display controller.

#### 注意

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See  $\boxtimes$  9-1.

 $V_{BIAS}$ ,  $V_{CC}$ ,  $V_{OFFSET}$ , and  $V_{RESET}$  power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD reliability and lifetime. Common ground  $V_{SS}$  must also be connected.


## 9.1 DMD Power Supply Power-Up Procedure

- During power-up, V<sub>CC</sub> must always start and settle before V<sub>OFFSET</sub> plus Delay1 specified in 表 9-1, V<sub>BIAS</sub>, and V<sub>RESET</sub> voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in *Recommended Operating Conditions*.
- During power-up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>BIAS</sub>.
- During power-up, LVCMOS input pins must not be driven high until after V<sub>CC</sub> have settled at operating voltages listed in the Recommended Operating Conditions.

#### 9.2 DMD Power Supply Power-Down Procedure

- During power-down, V<sub>CC</sub> must be supplied until after V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub> are discharged to within the specified limit of ground. See 表 9-1.
- During power-down, it is a strict requirement that the voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in the *Recommended Operating Conditions*.
- During power-down, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>BIAS</sub>.
- During power-down, LVCMOS input pins must be less than specified in the Recommended Operating Conditions.





- A. See Recommended Operating Conditions, and the Pin Functions table.
- B. To prevent excess current, the supply voltage difference |V<sub>OFFSET</sub> V<sub>BIAS</sub>| must be less than the specified limit in the *Recommended Operating Conditions*
- C. To prevent excess current, the supply difference |V<sub>BIAS</sub> V<sub>RESET</sub>| must be less than the specified limit in the *Recommended Operating Conditions*.
- D.  $V_{BIAS}$  must power up after  $V_{OFFSET}$  has powered up, per the Delay1 specification in  $\frac{1}{8}$  9-1
- E. PG\_OFFSET must turn off after EN\_OFFSET has turned off, per the Delay2 specification in 表 9-1.
- F. ®DLP controller software enables the DMD power supplies V<sub>BIAS</sub>, V<sub>RESET</sub>, V<sub>OFFSET</sub> with V<sub>CC</sub> active after RESET\_OEZ is at logic high.
- G.  $\,\,^{\circledR}\!DLP$  controller software initiates the global  $V_{BIAS}$  command.
- H. After the DMD micromirror park sequence is complete, the <sup>®</sup>DLP controller software initiates a hardware power-down that activates PWRDNZ and disables V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub>.



I. Under power-loss conditions where emergency DMD micromirror park procedures are being enacted by the <sup>®</sup>DLP controller hardware, EN\_OFFSET may turn off after PG\_OFFSET has turned off. The OEZ signal goes high prior to PG\_OFFSET turning off to indicate the DMD micromirror has completed the emergency park procedures.

# 図 9-1. DMD Power Supply Requirements

## 表 9-1. DMD Power-Supply Requirements

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
Delay1	Delay from $V_{\text{OFFSET}}$ settled at recommended operating voltage to $V_{\text{BIAS}}$ and $V_{\text{RESET}}$ power up	1	2		ms
Delay2	PG_OFFSET hold time after EN_OFFSET goes low	100			ns

Product Folder Links: DLP470TE

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 10 Layout

## 10.1 Layout Guidelines

The DLP470TE DMD is part of a chipset that is controlled by the DLPC4420 display controller in conjunction with the DLPA100 power and motor driver. These guidelines are targeted to help design a PCB board with the DLP470TE DMD. The DLP470TE DMD board is a high-speed multilayer PCB, with primarily high-speed digital logic using dual-edge clock rates up to 400 MHz for DMD LVDS signals. The remaining traces are comprised of low speed digital LVTTL signals. TI recommends that mini power planes are used for VOFFSET, VRESET, and VBIAS. Solid planes are required for DMD P3P3V(3.3 V), DMD P1P8V and Ground. The target impedance for the PCB is 50  $\Omega$  ±10% with the LVDS traces being 100  $\Omega$  ±10% differential. TI recommends using an 8-layer stack-up, as described in 表 10-1.

#### 10.2 Layout Example

## 10.2.1 Layers

The layer stack-up and copper weight for each layer is shown in 表 10-1. Small sub-planes are allowed on signal routing layers to connect components to major sub-planes on top/bottom layers if necessary.

	表 10-1. Layer Stack-Up								
LAYER NO.	LAYER NAME	COPPER WT. (oz.)	COMMENTS						
1	Side A - DMD only	1.5	DMD, escapes, low frequency signals, power sub-planes.						
2	Ground	1	Solid ground plane (net GND).						
3	Signal	0.5	50 $Ω$ and $100$ $Ω$ differential signals						
4	Ground	1	Solid ground plane (net GND)						
5	DMD_P3P3V	1	+3.3-V power plane (net DMD_P3P3V)						
6	Signal	0.5	50 $Ω$ and $100$ $Ω$ differential signals						
7	Ground	1	Solid ground plane (net GND).						
8	Side B - All other Components	1.5	Discrete components, low frequency signals, power sub-planes						

事 10-1 Layor Stack-Up

#### 10.2.2 Impedance Requirements

TI recommends that the board has matched impedance of 50 Ω ±10% for all signals. The exceptions are listed in 表 10-2.

	表 10-2. Special Impedance Requirements
Signal Type	Signal Name
	D_AP(0:15), D_AN(0:15)
	DOLKA D DOLKA N

Signal Type	Signal Name	Impedance (ohms)		
A channel LVDS differential pairs	D_AP(0:15), D_AN(0:15)	100 : 100/ 115 11 1		
	DCLKA_P, DCLKA_N	100 ±10% differential across each pair		
	SCTRL_AP, SCTRL_AN	2		
	D_BP(0:15), D_BN(0:15)			
B channel LVDS differential pairs	DCLKB_P, DCLKB_N	100 ±10% differential across each pair		
	SCTRL_BP, SCTRL_BN	<b> </b>		
	D_CP(0:15), D_CN(0:15)			
C channel LVDS differential pairs	DCLKC_P, DCLKC_N	100 ±10% differential across each pair		
	SCTRL_CP, SCTRL_CN			
D channel LVDS differential pairs	D_DP(0:15), D_DN(0:15)	100 100/ 1155 11.1		
	DCLKD_P, DCLKD_N	100 ±10% differential across each pair		
	SCTRL_DP, SCTRL_DN	<b>/ Pa</b>		



## 10.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends that all signals follow the 0.005-inch/0.005-inch design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1-inch minimum. An analysis of impedance and stack-up requirements determine the actual trace widths and clearances.

## 10.2.3.1 Voltage Signals

表 10-3. Special Trace Widths, Spacing Requirements

SIGNAL NAME	MINIMUM TRACE WIDTH TO PINS (MIL)	LAYOUT REQUIREMENT
GND	15	Maximize trace width to connecting pin
DMD_P3P3V	15	Maximize trace width to connecting pin
DMD_P1P8V	15	Maximize trace width to connecting pin
VOFFSET	15	Create mini plane from U2 to U3
VRESET	15	Create mini plane from U2 to U3
VBIAS	15	Create mini plane from U2 to U3
All U3 control connections	10	Use 10 mil etch to connect all signals/voltages to DMD pads

Product Folder Links: DLP470TE



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Device Nomenclature




図 11-1. Part Number Description

## 11.1.2 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The human-readable information is described in  $\boxtimes$  11-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, part 1 of the serial number, and part 2 of the serial number. The first character of the DMD serial number (part 1) is the manufacturing year. The second character of the DMD serial number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: \*1910-553AB GHXXXXX LLLLLLM




図 11-2. DMD Marking Locations

## 11.2 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



## 11.3 Documentation Support

#### 11.3.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP470TE.

- DLPC4420 Display Controller Data Sheet
- DLPA100 Power Management and Motor Driver Data Sheet

## 11.3.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.3.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

English Data Sheet: DLPS161



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 16-Mar-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DLP470TEAAFXJ	ACTIVE	CLGA	FXJ	257	33	RoHS & Green	Call TI	N / A for Pkg Type	0 to 70		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.









## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated