







LM25184 JAJSIQ5A – MARCH 2020 – REVISED AUGUST 2020


# LM25184 42V<sub>IN</sub> の PSR フライバック DC/DC コンバータ、65V、4.1A パワー MOSFET 内蔵

## 1 特長

- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 高信頼性の堅牢なアプリケーション用に設計
  - 4.5V~42V の広い入力電圧範囲で動作し、スター トアップ後は最低 3.5V で動作
  - 絶縁バリアと交差する部品は1つだけの堅牢なソリ ューション
  - 総出力レギュレーション精度:±1.5%
  - (オプション) V<sub>OUT</sub> 温度補償
  - -40℃~+150℃ の接合部温度範囲
- 統合によりソリューションのサイズとコストを低減
  - 65V、0.11Ω のパワー MOSFET を内蔵
  - Vout のレギュレーションにフォトカプラも変圧器の 補助巻線も不要
  - ループ補償内蔵
- 高効率の PSR フライバック動作
  - BCM での疑似共振 MOSFET ターンオフ
  - 外部バイアス・オプションによる効率向上
  - シングルおよびマルチ出力の実装
- 非常に低い伝導および放射 EMI シグネチャ
  - ソフト・スイッチングによりダイオードの逆回復を回
  - CISPR 32 EMI 要件に最適化
- WEBENCH® Power Designer を使用して、カスタム のフライバック・レギュレータ設計を作成

# 2 アプリケーション

- モーター・ドライブ:IGBT および SiC ゲート・ドライバ の電源
- 絶縁型フィールド・トランスミッタおよびフィールド・アク チュエータ
- 絶縁バイアス電源レール



代表的なアプリケーション

## 3 概要

LM25184 は、4.5V~42V の広い入力電圧範囲にわたっ て高い効率を実現できる 1 次側レギュレーション (PSR) フライバック・コンバータです。 絶縁出力電圧を 1 次側フラ イバック電圧からサンプリングします。高いレベルの統合の 結果、単純で信頼性が高く高密度の設計を実現しており、 絶縁バリアと交差する部品は 1 つのみです。 境界導通モ ード (BCM) スイッチングにより、小型の磁気的ソリューショ ンと、±1.5% 以内の負荷およびライン・レギュレーション性 能を実現できます。 内蔵の 65V パワー MOSFET は最大 15W の出力電力を供給でき、ライン過渡に対するヘッド ルームが拡大されています。


LM25184 を使用すると、対象の最終機器に合わせて性 能を最適化するためのオプション機能を備えた絶縁型 DC/DC 電源を簡単に実装できます。出力電圧を 1 つの 抵抗で設定でき、オプションの抵抗を使用するとフライバッ ク・ダイオードの電圧降下の温度係数を打ち消して出力電 圧精度を向上させることもできます。追加機能として、内部 固定または外部プログラム可能ソフトスタート、可変ライン UVLO 用のヒステリシス付き高精度イネーブル入力、ヒカッ プ・モード過負荷保護、自動復元機能付きサーマル・シャ ットダウン保護機能があります。

LM25184 フライバック・コンバータは、8 ピン、4mm × 4mm、0.8mm ピン・ピッチの、熱的に強化された WSON パッケージで供給されます。

#### 魁品情報

SCHI III TA						
	型番 <sup>(1)</sup>	パッケージ	本体サイズ (公称)			
	LM25184	WSON (8)	4.00mm × 4.00mm			

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



標準的な効率、V<sub>OUT</sub> = 12V



## **Table of Contents**

1 特長	1	8 Application and Implementation	17
2 アプリケーション		8.1 Application Information	17
3 概要		8.2 Typical Applications	17
4 Revision History		9 Power Supply Recommendations	32
5 Pin Configuration and Functions		10 Layout	33
Pin Functions		10.1 Layout Guidelines	33
6 Specifications		10.2 Layout Examples	34
6.1 Absolute Maximum Ratings		11 Device and Documentation Support	35
6.2 ESD Ratings		11.1 Device Support	35
6.3 Recommended Operating Conditions		11.2 Documentation Support	36
6.4 Thermal Information		11.3 Receiving Notification of Documentation Update	es <mark>36</mark>
6.5 Electrical Characteristics		11.4 Support Resources	36
6.6 Typical Characteristics		11.5 Trademarks	37
7 Detailed Description		11.6 静電気放電に関する注意事項	37
7.1 Overview		11.7 Glossary	37
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	38
7.4 Device Functional Modes			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision * (March 2020) to Revision A (August 2020)	Page
•	デバイス・ステータスを「事前情報」から「量産データ」に変更	1
•	文書全体にわたって表、図、相互参照の採番方法を更新	1



# **5 Pin Configuration and Functions**




図 5-1. 8-Pin WSON NGU Package With Wettable Flanks (Top View)

## **Pin Functions**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	1/0(*)	DESCRIPTION
1	sw	Р	Switch node that is internally connected to the drain of the N-channel power MOSFET. Connect to the primary-side switching terminal of the flyback transformer.
2	FB	I	Primary-side feedback pin. Connect a resistor from FB to SW. The ratio of the FB resistor to the resistor at the RSET pin sets the output voltage.
3	VIN P/I Input supply connection. Source for internal bias regulators and input voltage sensing pin. Connect directly to the input supply of the converter with short, low impedance paths.		
4	EN/UVLO	I	Enable input and undervoltage lockout (UVLO) programming pin. If the EN/UVLO voltage is below 1 V, the converter is in shutdown mode with all functions disabled. If the EN/UVLO voltage is greater than 1 V and below 1.5 V, the converter is in standby mode with the internal regulator operational and no switching. If the EN/UVLO voltage is above 1.5 V, the start-up sequence begins.
5	SS/BIAS	I	Soft start or bias input. Connect a capacitor from SS/BIAS to GND to adjust the output start-up time and input inrush current. If SS/BIAS is left open, the internal 6-ms soft-start timer is activated. Connect an external supply to SS/BIAS to supply bias to the internal voltage regulator and enable internal soft start.
6	Temperature compensation pin. Tie a resistor from TC to RSET to compensate for the temperature coefficient of the forward voltage drop of the secondary diode, thus improving regulation at the secondary-side output.		temperature coefficient of the forward voltage drop of the secondary diode, thus improving
7	RSET	I	Reference resistor tied to GND to set the reference current for FB. Connect a 12.1- $k\Omega$ resistor from RSET to GND.
8 GND G Analog and power ground. Ground connection of internal control circuits and power MC		Analog and power ground. Ground connection of internal control circuits and power MOSFET.	

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN to GND	-0.3	45	
	EN/UVLO to GND	-0.3	45	
	TC to GND	-0.3	6	
Input voltage	SS/BIAS to GND	-0.3	14	V
	FB to GND	-0.3	45.3	
	FB to VIN	-0.3	0.3	
	RSET to GND	-0.3	3	
Output voltage	SW to GND	-1.5	70	V
Output voltage	SW to GND (20-ns transient)	-3		V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperati	Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, HBM ESD Classification Level 2 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, CDM ESD Classification Level C4B <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	4.5		42	V
V <sub>SW</sub>	SW voltage			65	V
V <sub>EN/UVLO</sub>	EN/UVLO voltage			42	V
V <sub>SS/BIAS</sub>	SS/BIAS voltage			13	V
T <sub>J</sub>	Operating junction temperature	-40		150	°C

## 6.4 Thermal Information

		LM25184		
	THERMAL METRIC <sup>(1)</sup>	NGU (WSON)	UNIT	
		8 PINS		
R <sub>OJA</sub>	Junction-to-ambient thermal resistance	40.9	°C/W	
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	36.9	°C/W	
R <sub>OJB</sub>	Junction-to-board thermal resistance	17.7	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	17.7	°C/W	
R <sub>OJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics report.

Product Folder Links: LM25184

## **6.5 Electrical Characteristics**


Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits aaply over the full –40°C to 150°C junction temperature range unless otherwise indicated.  $V_{IN}$  = 12 V and  $V_{EN/UVLO}$  = 2 V unless otherwise stated.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUI	RRENT					
I <sub>SHUTDOWN</sub>	VIN shutdown current	V <sub>EN/UVLO</sub> = 0 V		1.8		μA
I <sub>ACTIVE</sub>	VIN active current	V <sub>EN/UVLO</sub> = 2.5 V, V <sub>RSET</sub> = 1.8 V		260	375	μΑ
I <sub>ACTIVE-BIAS</sub>	VIN current with BIAS connected	V <sub>SS/BIAS</sub> = 5 V		25	50	μΑ
ENABLE AN	D INPUT UVLO					
V <sub>SD-FALLING</sub>	Shutdown threshold	V <sub>EN/UVLO</sub> falling	0.3			V
V <sub>SD-RISING</sub>	Standby threshold	V <sub>EN/UVLO</sub> rising		0.8	1	V
V <sub>UV-RISING</sub>	Enable threshold	V <sub>EN/UVLO</sub> rising	1.45	1.5	1.53	V
V <sub>UV-HYST</sub>	Enable voltage hysteresis	V <sub>EN/UVLO</sub> falling	0.04	0.05		V
I <sub>UV-HYST</sub>	Enable current hysteresis	V <sub>EN/UVLO</sub> = 1.6 V	4.2	5	5.5	μA
FEEDBACK						
I <sub>RSET</sub>	RSET current	R <sub>RSET</sub> = 12.1 kΩ		100		μA
V <sub>RSET</sub>	RSET regulation voltage	R <sub>RSET</sub> = 12.1 kΩ	1.194	1.21	1.22	V
V <sub>FB-VIN1</sub>	FB to VIN voltage	I <sub>FB</sub> = 80 μA	-50			mV
V <sub>FB-VIN2</sub>	FB to VIN voltage	I <sub>FB</sub> = 120 μA			50	mV
SWITCHING	FREQUENCY					
F <sub>SW-MIN</sub>	Minimum switching frequency			12		kHz
Fsw-max	Maximum switching frequency			350		kHz
ON-MIN	Minimum switch on-time			140		ns
DIODE THEF	RMAL COMPENSATION				<u> </u>	
V <sub>TC</sub>	TC voltage	I <sub>TC</sub> = ±10 μA, T <sub>J</sub> = 25°C		1.2	1.27	V
POWER SWI	ITCHES	,				
R <sub>DS(on)</sub>	MOSFET on-state resistance	I <sub>SW</sub> = 100 mA, T <sub>J</sub> = 25°C		0.11	0.135	Ω
SOFT-STAR	T AND BIAS					
ss	SS ext capacitor charging current			5		μA
ss	Internal SS time			6		ms
V <sub>BIAS-UVLO-</sub> RISE	BIAS enable voltage	V <sub>SS/BIAS</sub> rising		4.25	4.45	V
V <sub>BIAS-UVLO-</sub>	BIAS UVLO hysteresis	V <sub>SS/BIAS</sub> falling		130		mV
CURRENT L	IMIT		<u> </u>			
SW-PEAK	Peak current limit threshold		3.6	4.1	4.4	Α
THERMAL S	HUTDOWN	,				
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		175		°C
T <sub>SD-HYS</sub>	Thermal shutdown hysteresis			10		°C




## **6.6 Typical Characteristics**

 $V_{IN}$  = 24 V,  $V_{EN/UVLO}$  = 2 V (unless otherwise stated).



98

0



104 102 (Vi) tipe 100 98 98 96 -50 -25 0 25 50 75 100 125 150 Junction Temperature (°C)

図 6-7. RSET Current versus Input Voltage

Input Voltage (V)

24


30

36

42

18

図 6-8. RSET Current versus Temperature







図 6-9. TC Voltage versus Temperature

図 6-10. EN/UVLO Threshold Voltages versus Temperature







図 6-11. EN/UVLO Hysteresis Current versus Temperature

図 6-12. Minimum Switch On-Time versus Temperature








図 6-13. Minimum Switching Frequency versus Temperature


図 6-14. Maximum Switching Frequency versus Temperature

## 7 Detailed Description

#### 7.1 Overview

The LM25184 primary-side regulated (PSR) flyback converter is a high-density, cost-effective solution for industrial systems requiring less than 10 W of isolated DC/DC power. This compact, easy-to-use flyback converter with low  $I_Q$  can be applied over a wide input voltage range from 4.5 V to 42 V, with operation down to 3.5 V after start-up. Innovative frequency and current amplitude modulation enables high conversion efficiency across the entire load and line range. Primary-side regulation of the isolated output voltage using sampled values of the primary winding voltage eliminates the need for an opto-coupler or an auxiliary transformer winding for feedback. Regulation performance that rivals that of traditional opto-coupler solutions is achieved without the associated cost, solution size, and reliability concerns. The LM25184 converter services a wide range of applications including IGBT-based motor drives, factory automation, and medical equipment.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Integrated Power MOSFET

The LM25184 is a flyback dc/dc converter with integrated 65-V, 2.5-A N-channel power MOSFET. During the MOSFET on-time, the transformer primary current increases from zero with a slope of  $V_{IN}$  /  $L_{MAG}$  (where  $L_{MAG}$  is the transformer primary-referred magnetizing inductance) while the output capacitor supplies the load current. When the high-side MOSFET is turned off by the control logic, the switch (SW) voltage  $V_{SW}$  swings up to approximately  $V_{IN}$  + ( $N_{PS} \times V_{OUT}$ ), where  $N_{PS} = N_P/N_S$  is the primary-to-secondary turns ratio of the transformer. The magnetizing current flows in the secondary side through the flyback diode, charging the output capacitor and supplying current to the load. Duty cycle D is defined as  $t_{ON}$  /  $t_{SW}$ , where  $t_{ON}$  is the MOSFET conduction time and  $t_{SW}$  is the switching period.

☑ 7-1 shows a typical schematic of the LM25184 PSR flyback circuit. Components denoted in red are optional depending on the application requirements.






図 7-1. LM25184 Flyback Converter Schematic (Optional Components in Red)

#### 7.3.2 PSR Flyback Modes of Operation

The LM25184 uses a variable-frequency, peak current-mode (VFPCM) control architecture with three possible modes of operation as illustrated in  $\boxtimes$  7-2.




図 7-2. Three Modes of Operation Illustrated by Variation of Switching Frequency With Load

The LM25184 operates in boundary conduction mode (BCM) at heavy loads. The power MOSFET turns on when the current in the secondary winding reaches zero, and the MOSFET turns off when the peak primary current reaches the level dictated by the output of the internal error amplifier. As the load is decreased, the frequency increases to maintain BCM operation. 式 1 gives the duty cycle of the flyback converter in BCM.

$$D = \frac{\left(V_{OUT} + V_{D}\right) \cdot N_{PS}}{V_{IN} + \left(V_{OUT} + V_{D}\right) \cdot N_{PS}}$$
(1)

where

V<sub>D</sub> is the forward voltage drop of the flyback diode as its current approaches zero

$$P_{OUT(BCM)} = \frac{L_{MAG} \cdot I_{PRI-PK(BCM)}^{2}}{2} \cdot F_{SW(BCM)}$$
(2)

$$F_{SW(BCM)} = \frac{1}{I_{PRI-PK(BCM)} \cdot \left(\frac{L_{MAG}}{V_{IN}} + \frac{L_{MAG}}{N_{PS} \cdot \left(V_{OUT} + V_{D}\right)}\right)}$$
(3)

$$I_{PRI-PK(BCM)} = \frac{2 \cdot \left(V_{OUT} + V_{D}\right) \cdot I_{OUT}}{V_{IN} \cdot D}$$
(4)

As the load decreases, the LM25184 clamps the maximum switching frequency to 350 kHz, and the converter enters discontinuous conduction mode (DCM). The power delivered to the output in DCM is proportional to the peak primary current squared as given by  $\gtrsim 5$  and  $\gtrsim 6$ . Thus, as the load decreases, the peak current reduces to maintain regulation at 350-kHz switching frequency.

$$P_{OUT(DCM)} = \frac{L_{MAG} \cdot I_{PRI-PK(DCM)}^{2}}{2} \cdot F_{SW(DCM)}$$
(5)

$$I_{PRI-PK(DCM)} = \sqrt{\frac{2 \cdot I_{OUT} \cdot (V_{OUT} + V_{D})}{L_{MAG} \cdot F_{SW(DCM)}}}$$
(6)

$$D_{DCM} = \frac{L_{MAG} \cdot I_{PRI-PK(DCM)} \cdot F_{SW(DCM)}}{V_{IN}}$$
(7)

At even lighter loads, the primary-side peak current set by the internal error amplifier decreases to a minimum level of 0.5 A, or 20% of its 2.5-A peak value, and the MOSFET off-time extends to maintain the output load requirement. The system operates in frequency foldback mode (FFM), and the switching frequency decreases as the load current is reduced. Other than a fault condition, the lowest frequency of operation of the LM25184 is 12 kHz, which sets a minimum load requirement of approximately 0.5% full load.

#### 7.3.3 Setting the Output Voltage

To minimize output voltage regulation error, the LM25184 senses the reflected secondary voltage when the secondary current reaches zero. The feedback (FB) resistor, which is connected between SW and FB is determined using  $\pm$  8, where R<sub>SET</sub> is nominally 12.1 k $\Omega$ .



$$R_{FB} = (V_{OUT} + V_{D}) \cdot N_{PS} \cdot \frac{R_{SET}}{V_{REF}}$$
(8)

#### 7.3.3.1 Diode Thermal Compensation

The LM25184 employs a unique thermal compensation circuit that adjusts the feedback setpoint based on the thermal coefficient of the forward voltage drop of the flyback diode. Even though the output voltage is measured when the secondary current is effectively zero, there is still a non-zero forward voltage drop associated with the flyback diode. Select the thermal compensation resistor using  $\pm$  9.

$$R_{TC}[k\Omega] = \frac{R_{FB}[k\Omega]}{N_{PS}} \cdot \frac{3}{TC_{Diode}[mV/^{\circ}C]}$$
(9)

The temperature coefficient of the diode voltage drop may not be explicitly provided in the diode data sheet, so the effective value can be estimated based on the measured output voltage shift over temperature when the TC resistor is not installed.

#### 7.3.4 Control Loop Error Amplifier

The inputs of the error amplifier include a level-shifted version of the FB voltage and an internal 1.21-V reference set by the resistor at RSET. A type-2 internal compensation network stabilizes the converter. In BCM operation when the output voltage is in regulation, an on-time interval is initiated when the secondary current reaches zero. The power MOSFET is subsequently turned off when an amplified version of the peak primary current exceeds the error amplifier output.

#### 7.3.5 Precision Enable

The precision EN/UVLO input supports adjustable input undervoltage lockout (UVLO) with hysteresis for application specific power-up and power-down requirements. EN/UVLO connects to a comparator with a 1.5-V reference voltage and 50-mV hysteresis. An external logic signal can be used to drive the EN/UVLO input to toggle the output on and off for system sequencing or protection. The simplest way to enable the LM25184 is to connect EN/UVLO directly to  $V_{IN}$ . This allows the LM25184 to start up when  $V_{IN}$  is within its valid operating range. However, many applications benefit from using resistor divider  $R_{UV1}$  and  $R_{UV2}$  as shown in  $\boxtimes$  7-3 to establish a precision UVLO level.




図 7-3. Programmable Input Voltage UVLO With Hysteresis

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



Use  $\pm$  10 and  $\pm$  11 to calculate the input UVLO voltages turnon and turnoff voltages, respectively.



$$V_{IN(on)} = V_{UV-RISING} \left( 1 + \frac{R_{UV1}}{R_{UV2}} \right)$$
(10)

$$V_{IN(off)} = V_{UV\text{-FALLING}} \left( 1 + \frac{R_{UV1}}{R_{UV2}} \right) - I_{UV\text{-HYST}} \cdot R_{UV1}$$

$$\tag{11}$$

#### where

- V<sub>UV-RISING</sub> and V<sub>UV-FALLING</sub> are the UVLO comparator thresholds
- I<sub>UV-HYST</sub> is the hysteresis current

The LM25184 also provides a low- $I_Q$  shutdown mode when the EN/UVLO voltage is pulled below a base-emitter voltage drop (approximately 0.6 V at room temperature). If the EN/UVLO voltage is below this hard shutdown threshold, the internal LDO regulator powers off, and the internal bias-supply rail collapses, shutting down the bias currents of the LM25184. The LM25184 operates in standby mode when the EN/UVLO voltage is between the hard shutdown and precision-enable thresholds.

#### 7.3.6 Configurable Soft Start

The LM25184 has a flexible and easy-to-use soft-start control pin, SS/BIAS. The soft-start feature prevents inrush current impacting the LM25184 and the input supply when power is first applied. This is achieved by controlling the voltage at the output of the internal error amplifier. Soft start is achieved by slowly ramping up the target regulation voltage when the device is first enabled or powered up. Selectable and adjustable start-up timing options include a 6-ms internally-fixed soft start and an externally-programmable soft start.

The simplest way to use the LM25184 is to leave SS/BIAS open. The LM25184 employs an internal soft-start control ramp and starts up to the regulated output voltage in 6 ms.

However, in applications with a large amount of output capacitance, higher  $V_{OUT}$ , or other special requirements, the soft-start time can be extended by connecting an external capacitor  $C_{SS}$  from SS/BIAS to GND. A longer soft-start time further reduces the supply current needed to charge the output capacitors while sourcing the required load current. When the EN/UVLO voltage exceeds the UVLO rising threshold and a delay of 20  $\mu$ s expires, an internal current source  $I_{SS}$  of 5  $\mu$ A charges  $C_{SS}$  and generates a ramp to control the primary current amplitude. Calculate the soft-start capacitance for a desired soft-start time,  $I_{SS}$ , using  $I_{SS}$ , using  $I_{SS}$ .

$$C_{SS}[nF] = 5 \cdot t_{SS}[ms]$$
(12)

C<sub>SS</sub> is discharged by an internal FET when switching is disabled by EN/UVLO or thermal shutdown.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 7.3.7 External Bias Supply




図 7-4. External Bias Supply Using Transformer Auxiliary Winding

The LM25184 has an external bias supply feature that reduces input quiescent current and increases efficiency. When the voltage at SS/BIAS exceeds a rising threshold of 4.25 V, bias power for the internal LDO regulator can be derived from an external voltage source or from a transformer auxiliary winding as shown in  $\boxed{2}$  7-4. With a bias supply connected, the LM25184 then uses its internal soft-start ramp to control the primary current during start-up.

When using a transformer auxiliary winding for bias power, the total leakage current related to diodes  $D_{BIAS1}$  and  $D_{BIAS2}$  in  $\boxtimes$  7-4 must be less than 1  $\mu$ A across the full operating temperature range.

#### 7.3.8 Minimum On-Time and Off-Time

When the internal power MOSFET is turned off, the leakage inductance of the transformer resonates with the SW node parasitic capacitance. The resultant ringing behavior can be excessive with large transformer leakage inductance and can corrupt the secondary zero-current detection. To prevent such a situation, a minimum switch off-time, designated as t<sub>OFF-MIN</sub>, of a maximum of 425 ns is set internally to ensure proper functionality. This sets a lower limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetizing inductance as discussed in the power limit for the transformer magnetized in the power limit for the po

Furthermore, noise effects as a result of power MOSFET turnon can impact the internal current sense circuit measurement. To mitigate this effect, the LM25184 provides a blanking time after the MOSFET turns on. This blanking time forces a minimum on-time, ton-MIN, of 140 ns.

## 7.3.9 Overcurrent Protection

In case of an overcurrent condition on the isolated output or outputs, the output voltage drops lower than the regulation level since the maximum power delivered is limited by the peak current capability on the primary side. The peak primary current is maintained at 2.5 A (plus an amount related to the 100-ns propagation delay of the current limit comparator) until the output decreases to the secondary diode voltage drop to impact the reflected signal on the primary side. At this point, the LM25184 assumes the output cannot be recovered and re-calibrates its switching frequency to 9 kHz until the overload condition is removed. The LM25184 responds with similar behavior to an output short circuit condition.

For a given input voltage, 式 13 gives the maximum output current prior to the engagement of overcurrent protection. The typical threshold value for I<sub>SW-PEAK</sub> from セクション 6.5 is 4.1 A.



$$I_{OUT(max)} = \frac{\eta}{2} \cdot \frac{I_{SW-PEAK}}{\left(\frac{V_{OUT}}{V_{IN}} + \frac{1}{N_{PS}}\right)}$$
(13)

#### 7.3.10 Thermal Shutdown

Thermal shutdown is an integrated self-protection to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 175°C to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the LM25184 restarts when the junction temperature falls to 165°C.

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

EN/UVLO facilitates ON and OFF control for the LM25184. When  $V_{EN/UVLO}$  is below approximately 0.6 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 3  $\mu$ A at  $V_{IN}$  = 24 V. The LM25184 also employs internal bias rail undervoltage protection. If the internal bias supply voltage is below its UV threshold, the converter remains off.

#### 7.4.2 Standby Mode

The internal bias rail LDO regulator has a lower enable threshold than the converter itself. When  $V_{\text{EN/UVLO}}$  is above 0.6 V and below the precision-enable threshold (1.5 V typically), the internal LDO is on and regulating. The precision enable circuitry is turned on once the internal VCC is above its UV threshold. The switching action and voltage regulation are not enabled until  $V_{\text{EN/UVLO}}$  rises above the precision enable threshold.

#### 7.4.3 Active Mode

The LM25184 is in active mode when  $V_{\text{EN/UVLO}}$  is above the precision-enable threshold and the internal bias rail is above its UV threshold. The LM25184 operates in one of three modes depending on the load current requirement:

- 1. Boundary conduction mode (BCM) at heavy loads
- 2. Discontinuous conduction mode (DCM) at medium loads
- 3. Frequency foldback mode (FFM) at light loads

Refer to セクション 7.3.2 for more detail.

## 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The LM25184 requires only a few external components to convert from a wide range of supply voltages to one or more isolated output rails. To expedite and streamline the process of designing of a LM25184-based converter, a comprehensive LM25184 quick-start calculator is available for download to assist the designer with component selection for a given application. WEBENCH® online software is also available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. The following sections discuss the design procedure for both single- and dual-output implementations using specific circuit design examples.

As mentioned previously, the LM25184 also integrates several optional features to meet system design requirements, including precision enable, input UVLO, programmable soft start, output voltage thermal compensation, and external bias supply connection. Each application incorporates these features as needed for a more comprehensive design.

The application circuits detailed in セクション 8.2 show LM25184 configuration options suitable for several application use cases. Refer to the *LM25184EVM-S12 EVM* user's guide for more detail.

## 8.2 Typical Applications

For step-by-step design procedures, circuit schematics, bill of materials, PCB files, simulation and test results of LM25184-powered implementations, refer to the *TI Reference Design* library.

## 8.2.1 Design 1: Wide $V_{IN}$ , Low $I_Q$ PSR Flyback Converter Rated at 12 V, 1 A

The schematic diagram of a 12-V, 1-A PSR flyback converter is given in ≥ 8-1.




図 8-1. Schematic for Design 1 With  $V_{IN(nom)}$  = 24 V,  $V_{OUT}$  = 12 V,  $I_{OUT}$  = 1 A



#### 8.2.1.1 Design Requirements

The required input, output, and performance parameters for this application example are shown in 表 8-1.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage range	6 V to 36 V
Input UVLO thresholds	5.5 V on, 4 V off
Output voltage	12 V
Rated load current, V <sub>IN</sub> ≥ 13.5 V	1 A
Output voltage regulation	±1.5%
Output voltage ripple	< 120 mV pk-pk

The target full-load efficiency is 89% based on a nominal input voltage of 24 V and an isolated output voltage of 12 V. The LM25184 is chosen to deliver a fixed 12-V output voltage set by resistor  $R_{FB}$  connected between the SW and FB pins. The input voltage turnon and turnoff thresholds are established by  $R_{UV1}$  and  $R_{UV2}$ . The required components are listed in  $\frac{1}{8}$  8-2. Transformers for other single-output designs are listed in  $\frac{1}{8}$  8-3.

表 8-2. List of Components for Design 1

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C <sub>IN</sub>	1	10 μF, 50 V, X7R, 1210, ceramic	TDK	CNA6P1X7R1H106K250AE
C	4	22 μF, 25 V, X7R, 1210, ceramic	TDK	CNA6P1X7R1H106K250AE
C <sub>OUT1</sub>	4	22 μr, 25 V, λ/ Κ, 12 10, ceramic	Taiyo Yuden	TMK325B7226MM-PR
C <sub>OUT2</sub>	0	100 μF, 16 V, ±20%, electrolytic	Kemet	T598D107M016ATE050
C <sub>SS</sub>	1	47 nF, 16 V, X7R, 0402	Std	Std
D <sub>CLAMP</sub>	1	Zener, 20 V, 3 W, SMA	3SMAJ5932B	Micro Commercial
D <sub>F</sub> , D <sub>FLY</sub>	2	Schottky diode, 60 V, 3 A, SOD-123FL	FSV360FP	OnSemi
D <sub>OUT</sub>	1	Zener, 13 V, 2%, SOD-523	BZX585-B13	Nexperia
R <sub>FB</sub>	1	121 kΩ, 1%, 0402	Std	Std
R <sub>SET</sub>	1	12.1 kΩ, 1%, 0402	Std	Std
R <sub>TC</sub>	1	261 kΩ, 1%, 0402	Std	Std
R <sub>UV1</sub>	1	261 kΩ, 1%, 0603	Std	Std
R <sub>UV2</sub>	1	97.6 kΩ, 1%, 0402	Std	Std
		7 μH, 5 A, 1 : 1, 13 mm × 11 mm × 10 mm	Coilcraft	ZA9672-BE
T <sub>1</sub>	1		Sumida	12387-T162
		7 μH, 5 A, 1 : 1, 9.8 mm × 9.5 mm ×10.6 mm	Würth Electronik	750318701
U <sub>1</sub>	1	LM25184 PSR flyback converter, VSON-8	Texas Instruments	LM25184NGUR

表 8-3. Magnetic Components for Single-Output Designs

OUTPUT VOLTAGE RANGE	TURNS RATIO	L <sub>MAG</sub> , I <sub>SAT</sub>	DIMENSIONS	VENDOR	PART NUMBER
3.3 V to 5 V	3:1	9 µH, 5 A			ZA9671-BE
5 V to 12 V	1:1	7 μH, 5 A	13 × 11 × 10 mm		ZA9672-BE
12 V to 24 V	1:2	7 μH, 5 A	13 * 11 * 10 111111	Coilcraft	ZA9673-BE
24 V to 48 V	1:3	9 μH, 5 A			ZA9674-BE
3.3 V to 6 V	2:1	7 μH, 5 A	12 × 10 × 6 mm		ZB1067-AE

Product Folder Links: LM25184

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM25184 device with WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2.2 Custom Design With Excel Quickstart Tool

Use the LM25184 quick-start calculator to select components based on the converter specifications.

#### 8.2.1.2.3 Flyback Transformer - T<sub>1</sub>

Choose a turns ratio of 1 : 1 based on an approximate 70% max duty cycle at minimum input voltage using 式 14, rounding up or down as needed. While the maximum duty cycle can approach 80% if a particularly wide input voltage application is needed, it increases the peak current stress of the secondary-side components.

$$N_{PS} = \frac{D_{MAX}}{1 - D_{MAX}} \cdot \frac{V_{IN(min)}}{V_{OUT} + V_{D}} = \frac{0.7}{1 - 0.7} \cdot \frac{5 \text{ V}}{12 \text{ V} + 0.3 \text{ V}} = 0.95$$
(14)

Select a magnetizing inductance based on the minimum off-time constraint using  $\not \equiv 15$ . Choose a value of 7  $\mu$ H to allow some margin for this application. Specify a saturation current of 5 A, above the maximum switch current specification of the LM25184.

$$L_{MAG} \geq \frac{\left(V_{OUT} + V_{D}\right) \cdot N_{PS} \cdot t_{OFF-MIN}}{I_{SW-PEAK(FFM)}} = \frac{\left(12\,V + 0.3\,V\right) \cdot 1 \cdot 425\,ns}{0.82\,A} = 6.4\,\mu\text{H} \tag{15}$$

Note that a higher magnetizing inductance provides a larger operating range for BCM and FFM, but the leakage inductance can increase based on a higher number of primary turns,  $N_P$ .  $\stackrel{>}{\to}$  16 and  $\stackrel{>}{\to}$  17 give the primary and secondary winding RMS currents, respectively.

$$I_{PRI-RMS} = \sqrt{\frac{D}{3}} \cdot I_{PRI-PK}$$
 (16)

$$I_{SEC-RMS} = \sqrt{\frac{2 \cdot I_{OUT} \cdot I_{PRI-PK} \cdot N_{PS}}{3}}$$
(17)

Find the maximum output current for a given turns ratio using  $\pm$  18, where  $\eta$  is the efficiency and the typical value for  $I_{SW-PEAK}$  is the 4.1-A switch peak current threshold. Iterate by increasing the turns ratio if the output current capability is too low at minimum input voltage, checking that the SW voltage rating of 65 V is not exceeded at maximum input voltage.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



$$I_{OUT(max)} = \frac{\eta}{2} \cdot \frac{I_{SW\text{-PEAK}}}{\left(\frac{V_{OUT}}{V_{IN}} + \frac{1}{N_{PS}}\right)} = \frac{0.92}{2} \cdot \frac{4.1A}{\left(\frac{12\,V}{V_{IN}} + \frac{1}{1}\right)} = \begin{cases} 0.95\,\text{A at } V_{IN} = 12\,V \\ 1.25\,\text{A at } V_{IN} = 24\,V \end{cases} \tag{18}$$

#### 8.2.1.2.4 Flyback Diode - DFLY

The flyback diode reverse voltage is given by 式 19.

$$V_{D-REV} \ge \frac{V_{IN(max)}}{N_{PS}} + V_{OUT} = \frac{42 \, V}{1} + 12 \, V = 54 \, V$$
 (19)

Select a 60-V, 3-A Schottky diode for this application to account for inevitable diode voltage overshoot and ringing related to the resonance of transformer leakage inductance and diode parasitic capacitance. Connect an appropriate RC snubber circuit (for example, 100  $\Omega$  and 22 pF) across the flyback diode if needed, particularly if the transformer leakage inductance is high. Also, choose a flyback diode with current rating that aligns with the maximum peak secondary winding current of  $N_{PS} \times I_{SW-PFAK}$ .

#### 8.2.1.2.5 Leakgae Inductance Clamp Circuit - D<sub>F</sub>, D<sub>CLAMP</sub>

Connect a diode-Zener clamp circuit across the primary winding to limit the peak switch voltage after MOSFET turnoff below the maximum level of 65 V, as given by  $\gtrsim 20$ .

$$V_{DZ(clamp)} < V_{SW(max)} - V_{IN(max)}$$
(20)

Choose a 20-V zener diode for  $D_{CLAMP}$  to give a clamp voltage of approximately 1.5 times the reflected output voltage, as specified by  $\not \equiv 21$ . This provides a balance between the maximum switch voltage excursion and the leakage inductance demagnetization time. Select a Zener diode with low package parasitic inductance to manage the high slew-rate current during the switch turnoff transition.

$$V_{DZ(clamp)} = 1.5 \cdot N_{PS} \cdot (V_{OUT} + V_{D}) = 1.5 \cdot 1 \cdot (12 \text{ V} + 0.4 \text{ V}) = 18.6 \text{ V}$$
(21)

Choose an ultra-fast switching diode or Schottky diode for D<sub>F</sub> with reverse voltage rating greater than the maximum input voltage and forward current rating of 3 A or higher.

#### 8.2.1.2.6 Output Capacitor - COUT

The output capacitor determines the voltage ripple at the converter output, limits the voltage excursion during a load transient, and sets the dominant pole of the small-signal response of the converter. Select an output capacitance using  $\stackrel{>}{\lesssim}$  22 to limit the ripple voltage amplitude to less than 1% of the output voltage at minimum input voltage and maximum load.

$$C_{OUT} \geq \frac{L_{MAG} \cdot I_{SW\text{-PEAK}}^2}{2 \cdot \Delta V_{OUT} \cdot V_{OUT}} \cdot \left(\frac{1+D}{2}\right)^2 = \frac{7 \mu H \cdot \left(4.1A\right)^2}{2 \cdot 120 \, \text{mV} \cdot 12 \, \text{V}} \cdot \left(\frac{1+0.7}{2}\right)^2 = 30 \, \mu \text{F} \tag{22}$$

Mindful of the voltage coefficient of ceramic capacitors, select four 22- $\mu$ F, 25-V capacitors in 1210 case size with X7S or better dielectric. Assuming operation in BCM, calculate the capacitive ripple voltage at the output using  $\pm$  23.

$$\Delta V_{OUT} = \frac{L_{MAG} \cdot I_{OUT}^2}{2 \cdot C_{OUT} \cdot V_{OUT} \cdot N_{PS}^2} \cdot \left(\frac{1+D}{1-D}\right)^2 = \frac{L_{MAG} \cdot I_{OUT}^2}{2 \cdot \Delta V_{OUT} \cdot V_{OUT}} \cdot \left[\frac{1}{N_{PS}} + \frac{2 \cdot \left(V_{OUT} + V_D\right)}{V_{IN}}\right]^2 \tag{23}$$

式 24 gives an expression for the output capacitor RMS ripple current.

$$I_{\text{COUT-RMS}} = I_{\text{OUT}} \cdot \sqrt{\frac{2 \cdot N_{\text{PS}} \cdot I_{\text{PRI-PK}}}{3 \cdot I_{\text{OUT}}} - 1}$$
(24)

#### 8.2.1.2.7 Input Capacitor - CIN

Select an input capacitance using  $\pm$  25 to limit the ripple voltage amplitude to less than 5% of the input voltage when operating at nominal input voltage.

$$C_{IN} \ge \frac{I_{PRI-PK} \cdot D \cdot \left(1 - \frac{D}{2}\right)^2}{2 \cdot F_{SW} \cdot \Delta V_{IN}}$$
(25)

Substituting the input current at full load, switching frequency, peak primary current, and peak-to-peak ripple specification gives  $C_{IN}$  greater than 5  $\mu$ F. Considering the voltage coefficient of ceramic capacitors, select a 10- $\mu$ F, 50-V, X7R ceramic capacitor in 1210 case size.  $\npreceq$  26 gives the input capacitor RMS ripple current.

$$I_{\text{CIN-RMS}} = \frac{D \cdot I_{\text{PRI-PK}}}{2} \cdot \sqrt{\frac{4}{3 \cdot D} - 1}$$
(26)

#### 8.2.1.2.8 Feedback Resistor - RFB

Select a feedback resistor, designated  $R_{FB}$ , of 121 k $\Omega$  based on the secondary winding voltage at the end of the flyback conduction interval (the sum of the 12-V output voltage and the Schottky diode forward voltage drop as its current approaches zero) reflected by the transformer turns ratio of 1 : 1.

$$R_{FB} = \frac{\left(V_{OUT} + V_{D}\right) \cdot N_{PS}}{0.1 \text{ mA}} = \frac{\left(12 \text{ V} + 0.2 \text{ V}\right) \cdot 1}{0.1 \text{ mA}} = 122 \text{ k}\Omega$$
(27)

#### 8.2.1.2.9 Thermal Compensation Resistor - R<sub>TC</sub>

Select a resistor for output voltage thermal compensation, designated  $R_{TC}$ , based on  $\gtrsim 28$ .

$$R_{TC} \left[ k\Omega \right] = \frac{R_{FB} \left[ k\Omega \right]}{N_{PS}} \cdot \frac{3}{TC_{Diode} \left[ \ mV/^{\circ}C \right]} = \frac{121 \, k\Omega \cdot 3}{1 \cdot 1.4} = 261 \, k\Omega \tag{28}$$

#### 8.2.1.2.10 UVLO Resistors - R<sub>UV1</sub>, R<sub>UV2</sub>

Given  $V_{IN(on)}$  and  $V_{IN(off)}$  as the input voltage turnon and turnoff thresholds of 5.5 V and 4 V, respectively, select the upper and lower UVLO resistors using the following expressions:

$$R_{UV1} = \frac{V_{IN(on)} \cdot \frac{V_{UV\text{-}FALLING}}{V_{UV\text{-}RISING}} - V_{IN(off)}}{I_{UV\text{-}HYST}} = \frac{5.5 \text{ V} \cdot \frac{1.45 \text{ V}}{1.5 \text{ V}} - 4 \text{ V}}{5 \text{ \mu A}} = 263 \text{k}\Omega \tag{29}$$

$$R_{UV2} = R_{UV1} \cdot \frac{V_{UV\text{-RISING}}}{V_{IN(on)} - V_{UV\text{-RISING}}} = 263 \text{k}\Omega \cdot \frac{1.5 \text{ V}}{5.5 \text{ V} - 1.5 \text{ V}} = 98.6 \text{k}\Omega \tag{30}$$

The nearest standard E96 resistor values for  $R_{UV1}$  and  $R_{UV2}$  are 261 k $\Omega$  and 97.6 k $\Omega$ , respectively. Calculate the actual input voltage turnon and turnoff thresholds as follows:



$$V_{IN(on)} = V_{UV\text{-RISING}} \left( 1 + \frac{R_{UV1}}{R_{UV2}} \right) = 1.5 \text{ V} \left( 1 + \frac{261 \text{ k}\Omega}{97.6 \text{ k}\Omega} \right) = 5.51 \text{ V}$$
(31)

$$V_{IN(off)} = V_{UV\text{-FALLING}} \left( 1 + \frac{R_{UV1}}{R_{UV2}} \right) - I_{UV\text{-HYST}} \cdot R_{UV1} = 1.45 \, V \left( 1 + \frac{261 \, k\Omega}{97.6 \, k\Omega} \right) - 5 \, \mu A \cdot 261 \, k\Omega = 4.02 \, V \right) \, . \tag{32}$$

#### 8.2.1.2.11 Soft-Start Capacitor - CSS

Connect an external soft-start capacitor for a specific soft-start time. In this example, select a soft-start capacitance of 47 nF based on  $\pm$  12 to achieve a soft-start time of 9 ms.

For technical solutions, industry trends, and insights for designing and managing power supplies, please refer to TI's *Power Management* technical articles.


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




## 8.2.2 Application Curves


Unless otherwise stated, application performance curves were taken at  $T_A = 25$ °C.







### www.tij.co.jp





## 8.2.3 Design 2: PSR Flyback Converter With Dual Outputs of 15 V and -8 V at 0.5 A

The schematic diagram of a dual-output flyback converter intended for isolated IGBT and SiC MOSFET gate drive power supply applications is given in ⊠ 8-16.




図 8-16. Schematic for Design 2 With  $V_{IN(nom)}$  = 24 V,  $V_{OUT1}$  = 15 V,  $V_{OUT2}$  = -8 V,  $I_{OUT}$  = 0.5 A

#### 8.2.3.1 Design Requirements

The required input, output, and performance parameters for this application example are shown in 表 8-4.

DESIGN PARAMETER	VALUE		
Input voltage range (steady state)	4.5 V to 42 V		
Output 1 voltage and current (at V <sub>IN</sub> ≥ 24 V)	15 V, 0.5 A		
Output 2 voltage and current (at V <sub>IN</sub> ≥ 24 V)	–8 V, 0.5 A		
Input UVLO thresholds	4.5 V on, 4 V off		
Output voltage regulation	±2%		

表 8-4. Design Parameters

The target full-load efficiency of this LM25184 design is 89% based on a nominal input voltage of 24 V and isolated output voltages of 15 V and -8 V sharing a common return. The selected flyback converter components are cited in 表 8-5, including the following:

- A multi-winding flyback transformer
- Input and output capacitors
- · Flyback rectifying diodes
- A flyback converter IC

Submit Document Feedback

表 8-5. List of Components for Design 2

REF DES	QTY	SPECIFICATION	VENDOR	PART NUMBER
C <sub>IN</sub>	1	10 v.F. 50 V V7D, 1010 v.m.n.i.	TDK	C3225X7R1H106M250AC
	1	10 μF, 50 V, X7R, 1210, ceramic	Taiyo Yuden	UMK325AB7106KM-T
C <sub>OUT1</sub>	_	22 μF, 25 V, X7R, 1210, ceramic	TDK	C3225X7R1E226M250AB
	2		Taiyo Yuden	TMK325B7226MM-PR
		47F 40.V. V70. 4040. O	Murata	GRM32EC81C476KE15L
		47 μF, 16 V, X7S, 1210, Ceramic	Taiyo Yuden	EMK325AC6476MM-P
C <sub>OUT2</sub>	2		Murata	GRM32ER71A476KE15L
		47 μF, 16 V, X7R, 1210, Ceramic	Taiyo Yuden	LMK325B7476MM-TR
			Kemet	C1210C476K8RAC7800
D <sub>CLAMP</sub>	1	Zener, 20 V, 3 W, SMA	3SMAJ5932B	Micro Commercial
D <sub>F</sub> , D <sub>FLY2</sub>	1	Schottky diode, 60 V, 3 A, SOD-123FL	FSV360FP	OnSemi
D <sub>FLY1</sub>	2	Schottky diode, 100 V, 1 A, POWERDI123	DFLS1100-7	Diodes Inc.
D <sub>OUT1</sub>	1	Zener, 18 V, 5%, SOD-523	BZX585-C18	Nexperia
D <sub>OUT2</sub>	1	Zener, 9.1 V, 5%, SOD-523	BZX585-C9V1	Nexperia
R <sub>FB</sub>	1	102 kΩ, 1%, 0402	Std	Std
R <sub>SET</sub>	1	12.1 kΩ, 1%, 0402	Std	Std
R <sub>TC</sub>	1	221 kΩ, 1%, 0402	Std	Std
T <sub>1</sub>	1	7 μH, 5 A, 1 : 1.5 : 0.8, 9.2 mm × 9.8 mm × 9.8 mm	Würth Electronik	750318704
	1	7 μH, 5 A, 1 : 1.5 : 0.8, 13 mm × 11 mm × 10 mm	Coilcraft	ZA9675-BE
U <sub>1</sub>	1	PSR flyback converter, VSON-8	Texas Instruments	LM25184NGUR

#### 8.2.3.2 Detailed Design Procedure

Using the LM25184 quick-start calculator, components are selected based on the flyback converter specifications.

#### 8.2.3.2.1 Flyback Transformer - T<sub>1</sub>

Set the turns ratio of the transformer secondary windings using  $\not \equiv 33$ , where  $N_{S1}$  and  $N_{S2}$  are the number of secondary turns for the respective outputs.

$$\frac{N_{S2}}{N_{S1}} = \frac{V_{OUT2} + V_{D2}}{V_{OUT1} + V_{D1}} = \frac{8 V + 0.3 V}{15 V + 0.3 V} = 0.542$$
(33)

Choose a primary-secondary turns ratio for a 15-V output based on an approximate 70% max duty cycle at minimum input voltage using  $\stackrel{>}{\lesssim}$  34. The transformer turns ratio when considering both outputs is thus specified as 1 : 1.5 : 0.8.

$$N_{PS} = \frac{D_{MAX}}{1 - D_{MAX}} \cdot \frac{V_{IN(min)}}{V_{OUT} + V_{D}} = \frac{0.7}{1 - 0.7} \cdot \frac{4.5 \, V}{15 \, V + 0.3 \, V} = 0.69 \tag{34}$$

Select a magnetizing inductance based on the minimum off-time constraint using  $\pm$  35. Choose a value of 7  $\mu$ H and a saturation current of 5 A for this application.

$$L_{MAG} \ge \frac{\left(V_{OUT} + V_{D}\right) \cdot N_{PS} \cdot t_{OFF\text{-}MIN}}{I_{SW\text{-}PEAK(FFM)}} = \frac{\left(15\,V + 0.3\,V\right) \cdot 1/1.5 \cdot 425\,ns}{0.82\,A} = 5.3\,\mu\text{H} \tag{35}$$



Find the maximum output current for a given turns ratio, assuming the outputs are symmetrically loaded, using 式 36.

$$I_{OUT(max)} = \frac{\eta}{2} \cdot \frac{I_{SW\text{-PEAK}}}{\left(\frac{V_{OUT}}{V_{IN}} + \frac{1}{N_{PS}}\right)} = \frac{0.9}{2} \cdot \frac{4.1A}{\left(\frac{23 \text{ V}}{V_{IN}} + \frac{1}{\left(\frac{1}{2.3}\right)}\right)} = \begin{cases} 0.45 \text{ A at } V_{IN} = 12 \text{ V} \\ 0.57 \text{ A at } V_{IN} = 24 \text{ V} \end{cases}$$
(36)

## 8.2.3.2.2 Flyback Diodes - D<sub>FLY1</sub> and D<sub>FLY2</sub>

The flyback diode reverse voltages for the positive and negative outputs are given respectively by  $\pm 37$  and  $\pm 38$ .

$$V_{D1-REV} \ge \frac{V_{IN(max)}}{N_{PS1}} + V_{OUT1} = \frac{42 \, V}{\left(1/1.5\right)} + 15 \, V = 79 \, V \tag{37}$$

$$V_{D2-REV} \ge \frac{V_{IN(max)}}{N_{PS2}} + \left| V_{OUT2} \right| = \frac{42 \, V}{\left( 1/0.8 \right)} + 8 \, V = 42 \, V \tag{38}$$

Choose 100-V, 1-A and 60-V, 3-A Schottky diodes for the positive and negative outputs, respectively, to allow some margin for inevitable voltage overshoot and ringing related to leakage inductance and diode capacitance. Use an RC snubber circuit across each diode, for example, 100  $\Omega$  and 22 pF, to mitigate such overshoot and ringing, particularly if the transformer leakage inductance is high.

#### 8.2.3.2.3 Input Capacitor - CIN

The input capacitor filters the primary-winding current waveform. To prevent large ripple voltage, use a low-ESR ceramic input capacitor sized according to  $\pm$  25 for the RMS ripple current given by  $\pm$  26. In this design example, choose a 10- $\mu$ F, 50-V ceramic capacitor with X7R dielectric and 1210 footprint.

## 8.2.3.2.4 Output Capacitors - C<sub>OUT1</sub>, C<sub>OUT2</sub>

The output capacitors determine the voltage ripple at the converter outputs, limit the voltage excursion during a load transient, and set the dominant pole of the small-signal response of the converter.

Mindful of the voltage coefficient of ceramic capacitors, select two 22- $\mu$ F, 25-V, X7R capacitors in 1210 case size for the positive output and two 47- $\mu$ F, 10-V, X7R capacitors in 1210 case size for the negative output.

#### 8.2.3.2.5 Feedback Resistor - RFB

Install a 102-k $\Omega$  resistor from SW to FB based on an output voltage setpoint of 15 V (plus a flyback diode voltage drop) reflected to the primary side by a transformer turns ratio of 1 : 1.5.

$$R_{FB} = \frac{\left(V_{OUT1} + V_{D1}\right) \cdot N_{PS1}}{0.1 \text{ mA}} = \frac{\left(15 \text{ V} + 0.3 \text{ V}\right) \cdot \left(1/1.5\right)}{0.1 \text{ mA}} = 102 \text{ k}\Omega$$
(39)

## 8.2.3.2.6 Thermal Compensation Resistor – R<sub>TC</sub>

Select a resistor value for output voltage thermal compensation based on  $\pm 40$ .

$$R_{TC} \left[ k\Omega \right] = \frac{R_{FB} \left[ k\Omega \right]}{N_{PS}} \cdot \frac{3}{TC_{Diode} \left[ mV/^{\circ}C \right]} = \frac{102 \ k\Omega \cdot 3}{\left( 1/1/5 \right) \cdot 2} = 230 \ k\Omega \tag{40}$$

#### 8.2.3.2.7 Output Voltage Clamp Zeners - D<sub>OUT1</sub> and D<sub>OUT2</sub>

Calculate the power delivered to the output at no load based on  $\pm 41$ .



$$P_{OUT(min)} = \frac{L_{MAG} \cdot I_{SW\text{-PEAK(FFM)}}^2}{2} \cdot F_{SW(min)} = \frac{7 \mu H \cdot \left(0.82 \, A\right)^2}{2} \cdot 12 kHz = 28 \, mW \tag{41}$$


Select Zener clamp diodes to limit the voltages to a range of 110% to 120% of the nominal output voltage setpoints during no-load operation. Connect 18-V and 9.1-V Zener diodes with ±5% tolerance and SOD-523 package across the positive and negative outputs, respectively.


Copyright © 2022 Texas Instruments Incorporated


Submit Document Feedback



## 8.2.3.3 Application Curves







V<sub>OUT1</sub> 0.2 V/div

V<sub>OUT2</sub> 0.2 V/div

I<sub>OUT2</sub> 0.2 A/div

V<sub>IN</sub> = 24 V

I<sub>OUT2</sub> = 0.5 A




図 8-25. Positive Output Load Transient, 0.25 A to 0.5 A

図 8-26. Negative Output Load Transient, 0.25 A to 0.5 A



## 9 Power Supply Recommendations

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$
(42)

where

η is the efficiency

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, special care is required to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse effect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the regulator is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitors helps damp the input resonant circuit and reduce any voltage overshoots. A capacitance in the range of 22  $\mu$ F to 100  $\mu$ F is usually sufficient to provide input damping and helps to hold the input voltage steady during large load transients. A typical ESR of 200 m $\Omega$  provides enough damping for most input circuit configurations.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The application report Simple Success with Conducted EMI for DC-DC Converters provides helpful suggestions when designing an input filter for any switching regulator.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 10 Layout

The performance of any switching converter depends as much upon PCB layout as it does the component selection. The following guidelines are provided to assist with designing a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI. ☒ 10-1 and ☒ 10-2 provide layout examples for single-output and dual-output designs, respectively.

## 10.1 Layout Guidelines

PCB layout is critical for good power supply design. There are several paths that conduct high slew-rate currents or voltages that can interact with transformer leakage inductance or parasitic capacitance to generate noise and EMI or degrade the performance of the power supply.


- Bypass VIN to GND with a low-ESR ceramic capacitor, preferably of X7R or X7S dielectric. Place C<sub>IN</sub> as close as possible to the LM25184 VIN and GND pins. Ground return paths for the input capacitor or capacitors must consist of localized top-side planes that connect to the GND pin and exposed PAD.
- 2. Minimize the loop area formed by the input capacitor connections and the VIN and GND pins.
- 3. Locate the transformer close to the SW pin. Minimize the area of the SW trace or plane to prevent excessive e-field or capacitive coupling.
- 4. Minimize the loop area formed by the diode-Zener clamp circuit connections and the primary winding terminals of the transformer.
- 5. Minimize the loop area formed by the flyback rectifying diode, output capacitor, and the secondary winding terminals of the transformer.
- 6. Tie the GND pin directly to the DAP under the device and to a heat-sinking PCB ground plane.
- 7. Use a ground plane in one of the middle layers as a noise shielding and heat dissipation path.
- 8. Have a single-point ground connection to the plane. Route the return connections for the reference resistor, soft start, and enable components directly to the GND pin. This prevents any switched or load currents from flowing in analog ground traces. If not properly handled, poor grounding results in degraded load regulation or erratic output voltage ripple behavior.
- 9. Make V<sub>IN+</sub>, V<sub>OUT+</sub>, and ground bus connections short and wide. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 10. Minimize trace length to the FB pin. Locate the feedback resistor close to the FB pin.
- 11. Locate components R<sub>SET</sub>, R<sub>TC</sub>, and C<sub>SS</sub> as close as possible to their respective pins. Route with minimal trace lengths.
- 12. Place a capacitor between input and output return connections to route common-mode noise currents directly back to their source.
- 13. Provide adequate heatsinking for the LM25184 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the DAP to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes. The connection to V<sub>OUT+</sub> provides heatsinking for the flyback diode.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



## 10.2 Layout Examples



## 図 10-1. Single-Output PCB Layout Example




図 10-2. Dual-Output PCB Layout Example

## 11 Device and Documentation Support

## 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

With input voltage range and current capability as specified in 表 11-1, the PSR flyback DC/DC converter family of parts from TI provides flexibility, scalability and optimized solution size for a range of applications. Using an 8-pin WSON package with 4-mm × 4-mm footprint and 0.8-mm pin pitch, these converters enable isolated DC/DC solutions with high density and low component count.

表 11-1.	<b>PSR FI</b>	vback	DC/DC	Converter	Family
---------	---------------	-------	-------	-----------	--------

PSR FLYBACK	INPUT VOLTAGE RANGE	PEAK SWITCH CURRENT	MAXIMUM LOAD CURRENT, V <sub>OUT</sub> = 12 V, N <sub>PS</sub> = 1	
DC/DC CONVERTER			V <sub>IN</sub> = 4.5 V	V <sub>IN</sub> = 13.5 V
LM5181	4.5 V to 65 V	0.75 A	90 mA	180 mA
LM5180	4.5 V to 65 V	1.5 A	180 mA	360 mA
LM25180	4.5 V to 42 V	1.5 A	180 mA	360 mA
LM25183	4.5 V to 42 V	2.5 A	300 mA	600 mA
LM25184	4.5 V to 42 V	4.1 A	500 mA	1 A

For development support, see the following:

- LM25184 Quick-start Calculator
- LM25184 Simulation Models
- For TI's reference design library, visit TI Designs
- For TI's WEBENCH Design Environment, visit the WEBENCH® Design Center
- To view a related device of this product, see the LM25183 product page
- TI Designs:
  - Isolated IGBT Gate-Drive Power Supply Reference Design With Integrated Switch PSR Flyback Controller
  - Compact, Efficient, 24-V Input Auxiliary Power Supply Reference Design for Servo Drives
  - Reference Design for Power-Isolated Ultra-Compact Analog Output Module
  - HEV/EV Traction Inverter Power Stage with 3 Types of IGBT/SiC Bias-Supply Solutions Reference Design
  - 4.5-V to 65-V Input, Compact Bias Supply With Power Stage Reference Design for IGBT/SiC Gate Drivers
  - Channel-to-Channel Isolated Analog Input Module Reference Design
  - SiC/IGBT Isolated Gate Driver Reference Design With Thermal Diode and Sensing FET
  - >95% Efficiency, 1-kW Analog Control AC/DC Reference Design for 5G Telecom Rectifier
  - 3.5-W Automotive Dual-output PSR Flyback Regulator Reference Design
- TI Technical Articles:
  - Flyback Converters: Two Outputs are Better Than One
  - Common Challenges When Choosing the Auxiliary Power Supply for Your Server PSU
  - Maximizing PoE PD Efficiency on a Budget

#### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM25184 device with WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.



In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- LM25184 Single-Output EVM User's Guide (SNVU680)
- LM5180 Single-Output EVM User's Guide (SNVU592)
- LM5180 Dual-Output EVM User's Guide (SNVU609)
- How an Auxless PSR Flyback Converter can Increase PLC Reliability and Density (SLYT779)
- Why Use PSR-Flyback Isolated Converters in Dual-Battery mHEV Systems (SLYT791)
- IC Package Features Lead to Higher Reliability in Demanding Automotive and Communications Equipment Systems (SNVA804)
- PSR Flyback DC/DC Converter Transformer Design for mHEV Applications (SNVA805)
- Flyback Transformer Design Considerations for Efficiency and EMI (SLUP338)
- Under the Hood of Flyback SMPS Designs (SLUP261)
- · White Papers:
  - Valuing Wide V<sub>IN</sub>, Low EMI Synchronous Buck Circuits for Cost-driven, Demanding Applications (SLYY104)
  - An Overview of Conducted EMI Specifications for Power Supplies (SLYY136)
  - An Overview of Radiated EMI Specifications for Power Supplies (SLYY142)
- Using New Thermal Metrics Application Report (SBVA025)
- Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)
- AN-2162: Simple Success with Conducted EMI from DC-DC Converters (SNVA489)

## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

Submit Document Feedback

# 11.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.




## 12 Mechanical, Packaging, and Orderable Information

The following pages have mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated