













LM393-MIL

JAJSDC0-JUNE 2017

# LM393-MIL デュアル差動コンパレータ

# 1 特長

- 単一電源またはデュアル電源
- 広い範囲の電源電圧
  - 最大定格: 2V~36V
    - 30Vでテスト
- 電源電圧に影響されない低い電源消費電流: コンパレータごとに 0.4mA (標準値)
- 低い入力バイアス電流: 25nA (標準値)
- 低い入力オフセット電圧: 2mV (標準値)
- 同相入力電圧範囲にはグランドが含まれる
- 差動入力電圧範囲が最大定格電源電圧と 同じ: ±36V
- 低い出力飽和電圧
- TTL、MOS、CMOS互換出力
- MIL-PRF-38535準拠の製品については、特に記述 のない限り、すべてのパラメータはテスト済みで す。

他のすべての製品については、量産プロセスにすべてのパラメータのテストが含まれているとは限りません。

# 2 アプリケーション

- 化学/ガス・センサ
- デスクトップPC
- モータ制御: AC誘導
- 重量計

# 3 概要

これらのデバイスは2つの独立した電圧コンパレータで構成され、広い電圧範囲の単一電源で動作するよう設計されています。デュアル電源での動作も可能です。この場合、2つの電源の差が2V~36Vで、V<sub>CC</sub>が入力同相電圧よりも1.5V以上高いことが条件です。消費電流は、電源電圧に依存しません。出力を他のオープン・コレクタ出力に接続し、ワイヤードAND関係を構築できます。


LM393-MILデバイスは、0 $^{\circ}$  $^{\circ}$  $^{\circ}$ 70 $^{\circ}$  $^{\circ}$ での動作が規定されています。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)					
LM393-MILD	SOIC (8)	4.90mm×6.00mm					
LM393-MILDGK	VSSOP (8)	3.00mm×5.00mm					
LM393-MILP	PDIP (8)	9.50mm×6.30mm					
LM393-MILPS	SO (8)	6.20mm×7.90mm					
LM393-MILPW	TSSOP (8)	6.40mm×3.00mm					

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。









# 目次

1	特長 1		7.3 Feature Description	7
2	アプリケーション1		7.4 Device Functional Modes	7
3	概要1	8	Application and Implementation	8
4	改訂履歴		8.1 Application Information	8
5	Pin Configuration and Functions		8.2 Typical Application	8
6	Specifications4	9	Power Supply Recommendations	
U	6.1 Absolute Maximum Ratings	10	Layout	11
	6.2 ESD Ratings		10.1 Layout Guidelines	11
	6.3 Recommended Operating Conditions		10.2 Layout Example	11
	6.4 Thermal Information	11	デバイスおよびドキュメントのサポート	12
	6.5 Electrical Characteristics 5		11.1 ドキュメントの更新通知を受け取る方法	12
	6.6 Switching Characteristics		11.2 コミュニティ・リソース	12
	6.7 Typical Characteristics		11.3 商標	12
7	Detailed Description 7		11.4 静電気放電に関する注意事項	12
-	7.1 Overview 7		11.5 Glossary	12
	7.2 Functional Block Diagram	12	メカニカル、パッケージ、および注文情報	12

# 4 改訂履歴


日付	改訂内容	注
2017年6月	*	初版



www.ti.com

# 5 Pin Configuration and Functions

D, DGK, P, PS, or PW 8-Pin SOIC, VSSOP, PDIP, SO, or TSSOP Top View



## **Pin Functions**

PIN			
NAME	SOIC, VSSOP, PDIP, SO, and TSSOP	I/O	DESCRIPTION
1OUT	1	Output	Output pin of comparator 1
1IN-	2	Input	Negative input pin of comparator 1
1IN+	3	Input	Positive input pin of comparator 1
GND	4	_	Ground
2IN+	5	Input	Positive input pin of comparator 2
2IN-	6	Input	Negative input pin of comparator 2
2OUT	7	Output	Output pin of comparator 2
V <sub>CC</sub>	8	_	Supply Pin

# TEXAS INSTRUMENTS

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(2)</sup>		36	V
$V_{ID}$	Differential input voltage (3)		±36	V
$V_{I}$	Input voltage (either input)	-0.3	36	V
Vo	Output voltage		36	V
Io	Output current		20	mA
	Duration of output short circuit to ground (4)	Unlimited		
$T_{J}$	Operating virtual-junction temperature		300	°C
T <sub>stg</sub>	Storage temperature	<b>–</b> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground.

(3) Differential voltages are at IN+ with respect to IN-.

## 6.2 ESD Ratings

			VALUE	TINU
V	Flootroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	1000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		•			
			MIN	MAX	UNIT
$V_{CC}$			2	30	V
$T_{J}$	Operating junction temperature		-40	125	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>							
		D (SOIC)	DGK (VSSOP)	P (PDIP)	PS (SO)	PW (TSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97	172	85	95	149	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	_	_		_		°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>4)</sup> Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com JAJSDC0-JUNE 2017

## 6.5 Electrical Characteristics

at specified free-air temperature,  $V_{CC} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS		MIN	TYP	MAX	UNIT	
		$V_{CC} = 5 \text{ V to } 30 \text{ V},$		T <sub>A</sub> = 25°C		2	5		
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{ICR} \text{ min},$ $V_{O} = 1.4 \text{ V}$		$T_A = 0$ °C to 70°C			9	mV	
				T <sub>A</sub> = 25°C		5	50		
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 1.4 V		T <sub>A</sub> = 0°C to 70°C			250	nA	
				T <sub>A</sub> = 25°C		-25	-250		
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V		T <sub>A</sub> = 0°C to 70°C			-400	nA	
V	Common-mode input-voltage			T <sub>A</sub> = 25°C	0 to V <sub>CC</sub> - 1.5			V	
V <sub>ICR</sub>	range <sup>(1)</sup>			$T_A = 0$ °C to $70$ °C	0 to V <sub>CC</sub> - 2			V	
$A_{VD}$	Large-signal differential-voltage amplification	$V_{CC} = 15 \text{ V},$ $V_{O} = 1.4 \text{ V to } 11$ $R_{L} \ge 15 \text{ k}\Omega \text{ to } V_{C}$		T <sub>A</sub> = 25°C	50	200		V/mV	
	High level cutout current	V <sub>OH</sub> = 5 V	V <sub>ID</sub> = 1 V	T <sub>A</sub> = 25°C		0.1	50	nA	
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 30 V	V <sub>ID</sub> = 1 V	T <sub>A</sub> = 0°C to 70°C			1	μΑ	
	Laurelaurelaurelaure	1 0		T <sub>A</sub> = 25°C		150	400	\/	
$V_{OL}$	Low-level output voltage	$I_{OL} = 4 \text{ mA}, \qquad V_{ID} = -1 \text{ V}$		T <sub>A</sub> = 0°C to 70°C			700	mV	
I <sub>OL</sub>	Low-level output current	$V_{OL} = 1.5 \text{ V}, \qquad V_{ID} = -1 \text{ V}$		T <sub>A</sub> = 25°C	6			mA	
	Complex company	D	$V_{CC} = 5 V$	T <sub>A</sub> = 25°C		0.8	1	A	
I <sub>CC</sub>	Supply current	R <sub>L</sub> = ∞	V <sub>CC</sub> = 30 V	T <sub>A</sub> = 0°C to 70°C			2.5	mA	
\/	lanut offect voltage	V <sub>CC</sub> = 5 V to 30	V, V <sub>O</sub> = 1.4 V	T <sub>A</sub> = 25°C		1	2	mV	
$V_{IO}$	Input offset voltage	$V_{IC} = V_{ICR(min)}$	-	$T_A = 0$ °C to $70$ °C			4	mv	
	lanut offect current	V 44V		T <sub>A</sub> = 25°C		5	50		
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 1.4 V		T <sub>A</sub> = 0°C to 70°C			150	nA	
	lanut bigg gurrant	V 4.4.V		T <sub>A</sub> = 25°C		-25	-250	~ A	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 1.4 V		$T_A = 0$ °C to $70$ °C			-400	nA	
\/	Common-mode input-voltage			T <sub>A</sub> = 25°C	0 to V <sub>CC</sub> - 1.5			V	
$V_{ICR}$	range <sup>(1)</sup>			$T_A = 0$ °C to 70°C	0 to V <sub>CC</sub> – 2			V	
$A_{VD}$	Large-signal differential-voltage amplification	$V_{CC} = 15 \text{ V}, V_{O} = 15 \text{ k}\Omega \text{ to V}$	= 1.4 V to 11.4 V,	T <sub>A</sub> = 25°C	50	200		V/mV	
	High lavel autout accept	V <sub>OH</sub> = 5 V,	V <sub>ID</sub> = 1 V	T <sub>A</sub> = 25°C		0.1	50	nA	
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 30 V,	V <sub>ID</sub> = 1 V	T <sub>A</sub> = 0°C to 70°C			1	μΑ	
	Laurelaurelaurelaure	1 0		T <sub>A</sub> = 25°C		150	400	\/	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4 \text{ mA}, \qquad V_{ID} = -1 \text{ V}$		$T_A = 0$ °C to $70$ °C			700	mV	
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> = 1.5 V,	$V_{ID} = -1 V$ ,	T <sub>A</sub> = 25°C	6			mA	
	Supply current	ly current $V_{CC} = 5 \text{ V}$		T <sub>A</sub> = 25°C			1	m A	
I <sub>CC</sub>	(four comparators)			T <sub>A</sub> = 0°C to 70°C			2.5	mA 5	

The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is  $V_{CC}$ + – 1.5 V, but either or both inputs can go to 30 V without damage.

# 6.6 Switching Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST	TYP	UNIT	
Response time	R <sub>L</sub> connected to 5 V through 5.1 kΩ,	100-mV input step with 5-mV overdrive	1.3	
	C 45 pc(1)(2)	TTL-level input step	0.3	μs

(1) C<sub>L</sub> includes probe and jig capacitance.
 (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

JAJSDC0 – JUNE 2017 www.ti.com

# TEXAS INSTRUMENTS

# 6.7 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage




Figure 2. Input Bias Current vs Supply Voltage




Figure 3. Output Saturation Voltage




Figure 4. Response Time for Various Overdrives

Negative Transition




Figure 5. Response Time for Various Overdrives Positive Transition



JAJSDC0-JUNE 2017 www.ti.com

# **Detailed Description**

#### Overview

The LM393-MIL is a dual comparator with the ability to operate up to 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range (2 V to 36 V), low Ig and fast response of the devices.

The open-drain output allows the user to configure the output logic low voltage (V<sub>OL</sub>) and can be used to enable the comparator to be used in AND functionality.

### 7.2 Functional Block Diagram




Figure 6. Schematic (Each Comparator)

#### 7.3 Feature Description

LM393-MIL consists of a PNP darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing LM393-MIL to accurately function from ground to V<sub>CC</sub>-1.5V differential input. This enables much head room for modern day supplies of 3.3 V and 5 V.

The output consists of an open drain NPN (pull-down or low side) transistor. The output NPN will sink current when the positive input voltage is higher than the negative input voltage and the offset voltage. The VOL is resistive and will scale with the output current. See Figure 3 for V<sub>OL</sub> values with respect to the output current.

#### 7.4 Device Functional Modes

# 7.4.1 Voltage Comparison

The LM393-MIL operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

JAJSDC0 – JUNE 2017 www.ti.com

# TEXAS INSTRUMENTS

# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

LM393-MIL will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LM393-MIL optimal for level shifting to a higher or lower voltage.

# 8.2 Typical Application




Figure 7. Single-Ended and Differential Comparator Configurations

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**DESIGN PARAMETER EXAMPLE VALUE** Input Voltage Range 0 V to Vsup-1.5 V Supply Voltage 2 V to 36 V Logic Supply Voltage 2 V to 36 V Output Current (R<sub>PULLUP</sub>) 1  $\mu A$  to 20 mA Input Overdrive Voltage 100 mV Reference Voltage 2.5 V Load Capacitance (C<sub>L</sub>) 15 pF

**Table 1. Design Parameters** 

#### 8.2.2 Detailed Design Procedure

When using LM393-MIL in a general comparator application, determine the following:

- Input Voltage Range
- Minimum Overdrive Voltage
- · Output and Drive Current
- Response Time

#### 8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range ( $V_{ICR}$ ) must be taken in to account. If temperature operation is above or below 25°C the  $V_{ICR}$  can range from 0 V to  $V_{CC}$ – 2.0 V. This limits the input voltage range to as high as  $V_{CC}$ – 2.0 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.



JAJSDC0-JUNE 2017 www.ti.com

Below is a list of input voltage situation and their outcomes:

- 1. When both IN- and IN+ are both within the common-mode range:
  - (a) If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking
  - (b) If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common-mode and IN+ is within common-mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common-mode and IN- is within common-mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common-mode, the output is low and the output transistor is sinking current

#### 8.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage  $(V_{ID})$ . To make an accurate comparison the Overdrive Voltage  $(V_{OD})$  should be higher than the input offset voltage (V<sub>IO</sub>). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8 and Figure 9 show positive and negative response times with respect to overdrive voltage.

#### 8.2.2.3 Output and Drive Current

Output current is determined by the load/pull-up resistance and logic/pullup voltage. The output current will produce a output low voltage (V<sub>OL</sub>) from the comparator. In which V<sub>OL</sub> is proportional to the output current. Use Typical Characteristics to determine V<sub>OL</sub> based on the output current.

The output current can also effect the transient response. See Response Time for more information.

#### 8.2.2.4 Response Time

The transient response can be determined by the load capacitance (C<sub>I</sub>), load/pullup resistance (R<sub>PULLIP</sub>) and equivalent collector-emitter resistance (R<sub>CF</sub>)...


- The positive response time  $(\tau_P)$  is approximately  $\tau_P \sim R_{PULLUP} \times C_L$
- The negative response time  $(\tau_N)$  is approximately  $\tau_N \sim R_{CE} \times C_L$ 
  - R<sub>CF</sub> can be determine by taking the slope of Typical Characteristics in its linear region at the desired temperature, or by dividing the V<sub>OL</sub> by I<sub>out</sub>

JAJSDC0 – JUNE 2017 www.ti.com

# TEXAS INSTRUMENTS

# 8.2.3 Application Curves

The following curves were generated with 5 V on  $V_{CC}$  and  $V_{Logic}$ ,  $R_{PULLUP}$  = 5.1 k $\Omega$ , and 50 pF scope probe.





9 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, TI recommends to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can eat into the input common-mode range of the comparator and create an inaccurate comparison.

## 10 Layout

www.tij.co.jp

## 10.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC GND pin and system ground.

#### 10.2 Layout Example




Figure 10. LM393-MIL Layout Example

# TEXAS INSTRUMENTS

## 11 デバイスおよびドキュメントのサポート

#### 11.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 11.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 11.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM393 MDC	ACTIVE	DIESALE	Υ	0	400	RoHS & Green	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件(www.tij.co.jp/ja-jp/legal/termsofsale.html)、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供 する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用されるTI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2020, Texas Instruments Incorporated 日本語版 日本テキサス・インスツルメンツ株式会社