

# LM5019 100V、100mA、コンスタント・オンタイム方式同期整流降圧 / Fly-Buck ™ レギュレータ

# 1 特長

- 7.5V~100Vの広い入力電圧範囲 •
- 100mA のハイサイドおよびローサイド・スイッチを内蔵
- ショットキー不要

Texas

INSTRUMENTS

- コンスタント・オンタイム制御
- ループ補償が不要
- 超高速の過渡応答
- ほぼ一定の動作周波数
- インテリジェントなピーク電流制限
- 出力電圧を1.225V以上で調整可能
- 2%の高精度帰還基準電圧
- 周波数を最大 1MHz まで調整可能
- 可変の低電圧誤動作防止
- リモート・シャットダウン •
- サーマル・シャットダウン
- パッケージ:
  - 8ピン WSON
  - 8ピン SO PowerPAD
- WEBENCH<sup>®</sup> Power Designer により、LM5019 を使 用するカスタム設計を作成

# 2 アプリケーション

- スマート電力メータ
- 遠隔通信システム
- 自動車用エレクトロニクス
- 絶縁型バイアス電源 (Fly-Buck<sup>™</sup>)

# 3 概要

LM5019 は 100V、100mA の同期整流降圧型レギュレー タで、ハイサイドとローサイドの MOSFET が内蔵されてい ます。LM5019 に採用されているコンスタント・オンタイム (COT) 制御方式はループ補償が必要なく、過渡応答が 非常に優れており、非常に高い降圧率を実現できます。 オンタイムは入力電圧に反比例して変化し、入力電圧範 囲の全体にわたって、周波数はほぼ一定に維持されま す。高電圧のスタートアップ・レギュレータにより、IC の内 部動作用および内蔵ゲート・ドライバ用にバイアス電力が 供給されます。


ピーク電流制限回路により、過負荷状態を保護します。低 電圧誤動作防止 (UVLO) 回路は、入力低電圧スレッショ ルドとヒステリシスを別々にプログラム可能です。その他の 保護機能として、サーマル・シャットダウンとバイアス電源 低電圧誤動作防止が搭載されています。

LM5019 デバイスは、WSON-8 および SO PowerPAD-8 プラスチック・パッケージで供給されます。

制品	悟報
- <b>2 X</b>	IFTX

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
LM5019	SO PowerPAD (8)	4.89mm × 3.90mm
	WSON (8)	4.00mm × 4.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



代表的なアプリケーション



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



# **Table of Contents**

1	特長1
2	アプリケーション1
	概要1
4	Revision History2
	Pin Configuration and Functions
6	Specifications4
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings 4
	6.3 Recommended Operating Conditions4
	6.4 Thermal Information4
	6.5 Electrical Characteristics
	6.6 Switching Characteristics
	6.7 Typical Characteristics7
7	Detailed Description
	7.1 Overview
	7.2 Functional Block Diagram9
	7.3 Feature Description
	7.4 Device Functional Modes14


8 Application and Implementation	. 15
8.1 Application Information	15
8.2 Typical Applications	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
11.2 Documentation Support	
11.3 Receiving Notification of Documentation Updates.	
<b>11.4</b> サポート・リソース	.27
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	0
Information	28
	20

# **4 Revision History**

Changes from Revision G (November 2017) to Revision H (August 2021)	Page
<ul> <li>タイトルに「同期 Fly-Buck」を追加</li> <li>文書全体にわたって表、図、相互参照の採番方法を更新</li> </ul>	
Changes from Revision F (December 2014) to Revision G (November 2017)	Page
• WEBENCH のリンクをデータシートに追加	
• Deleted lead temperature from the Absolute Maximum Ratings table	4
Changed 14 V to 13 V in V <sub>CC</sub> Regulator section	
Changed 8 to 4 on equation in Input Capacitor section	
Changed 0.06 μF to 0.12 μF in Input Capacitor section	




# **5** Pin Configuration and Functions



Connect Exposed Pad to RTN

### 図 5-1. DDA Package 8-Pin SO PowerPAD Top View



Connect Exposed Pad to RTN

図 5-2. NGU Package 8-Pin WSON Top View

PIN		1/0	DESCRIPTION	APPLICATION INFORMATION		
NO.	NAME		DESCRIPTION	AFFLICATION INFORMATION		
1	RTN	_	Ground	Ground connection of the integrated circuit		
2	VIN	I	Input Voltage	Operating input range is 7.5 V to 100 V.		
3	UVLO	I	Input Pin of Undervoltage Comparator	Resistor divider from $V_{IN}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the parts goes in shutdown mode.		
4	RON	I	On-Time Control	A resistor between this pin and $V_{\rm IN}$ sets the switch on-time as a function of $V_{\rm IN}.$ Minimum recommended on-time is 100 ns at max input voltage.		
5	FB	I	Feedback	This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V.		
6	VCC	0	Output From the Internal High Voltage Series Pass Regulator. Regulated at 7.6 V	The internal VCC regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0-µF decoupling capacitor is recommended.		
7	BST	I	Bootstrap Capacitor	An external capacitor is required between the BST and SW pins $(0.01-\mu F \text{ ceramic})$ . The BST pin capacitor is charged by the VCC regulator through an internal diode when the SW pin is low.		
8	SW	0	Switching Node	Power switching node. Connect to the output inductor and bootstrap capacitor.		
_	EP		Exposed Pad	Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance.		

### 表 5-1. Pin Functions



# 6 Specifications

### 6.1 Absolute Maximum Ratings

	MIN <sup>(1)</sup>	MAX	UNIT
V <sub>IN</sub> , UVLO to RTN	-0.3	100	V
SW to RTN	-1.5	V <sub>IN</sub> + 0.3	V
SW to RTN (100-ns transient)	-5	V <sub>IN</sub> + 0.3	V
BST to VCC		100	V
BST to SW		13	V
RON to RTN	-0.3	100	V
VCC to RTN	-0.3	13	V
FB to RTN	-0.3	5	V
Maximum junction temperature <sup>(2)</sup>		150	°C
Storage temperature, T <sub>stg</sub>	-55	150	°C

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. セクション 6.3 are conditions under which operation of the device is intended to be functional. For verified specifications and test conditions, see セクション 6.5. The RTN pin is the GND reference electrically connected to the substrate.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is derated for junction temperatures greater than 125°C.

## 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Lieon ostano discriarye	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> voltage	7.5	100	V
Operating junction temperature <sup>(2)</sup>	-40	125	°C

(1) *Recommended Operating Conditions* are conditions under the device is intended to be functional. For specifications and test conditions, see セクション 6.5.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

## 6.4 Thermal Information

		LN	15019	
	THERMAL METRIC <sup>(1)</sup>	NGU (WSON)	DDA (SO PowerPAD)	UNIT
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	41.3	41.1	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	3.2	2.4	°C/W
$\Psi_{JB}$	Junction-to-board thermal characteristic parameter	19.2	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.1	30.6	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	34.7	37.3	°C/W
$\Psi_{JT}$	Junction-to-top thermal characteristic parameter	0.3	6.7	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



# **6.5 Electrical Characteristics**

Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over  $-40^{\circ}$ C to  $125^{\circ}$ C junction temperature range unless otherwise stated.  $V_{IN} = 48$  V unless stated otherwise. See<sup>(2)</sup>.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PLY					
V <sub>CC</sub> Reg	V <sub>CC</sub> Regulator Output	V <sub>IN</sub> = 48 V, I <sub>CC</sub> = 20 mA	6.25	7.6	8.55	V
	V <sub>CC</sub> Current Limit	V <sub>IN</sub> = 48 V <sup>(1)</sup>	26			mA
	$V_{CC}$ Undervoltage Lockout Voltage ( $V_{CC}$ Increasing)		4.15	4.5	4.9	V
	V <sub>CC</sub> Undervoltage Hysteresis			300		mV
	V <sub>CC</sub> Drop Out Voltage	V <sub>IN</sub> = 9 V, I <sub>CC</sub> = 20 mA		2.3		V
	I <sub>IN</sub> Operating Current	Non-Switching, FB = 3 V		1.75		mA
	I <sub>IN</sub> Shutdown Current	UVLO = 0 V		50	225	μA
SWITCH	CHARACTERISTICS					
	Buck Switch R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200 mA, BST-SW = 7 V		0.8	1.8	Ω
	Synchronous R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200 mA		0.45	1	Ω
	Gate Drive UVLO	V <sub>BST</sub> – V <sub>SW</sub> Rising	2.4	3	3.6	V
	Gate Drive UVLO Hysteresis			260		mV
CURREN	T LIMIT	· · · ·				
	Current Limit Threshold	$-40^{\circ}C \le T_{J} \le 125^{\circ}C$	150	240	300	mA
	Current Limit Response Time	Time to Switch Off		150		ns
	Off-Time Generator (Test 1)	FB = 0.1 V, V <sub>IN</sub> = 48 V		12		μs
	Off-Time Generator (Test 2)	FB = 1 V, V <sub>IN</sub> = 48 V		2.5		μs
REGULA	TION AND OVERVOLTAGE COMPA	RATORS				
	FB Regulation Level	Internal Reference Trip Point for Switch ON	1.2	1.225	1.25	V
	FB Overvoltage Threshold	Trip Point for Switch OFF		1.62		V
	FB Bias Current			60		nA
UNDERV	OLTAGE SENSING FUNCTION	·				
	UV Threshold	UV Rising	1.19	1.225	1.26	V
	UV Hysteresis Input Current	UV = 2.5 V	-10	-20	-29	μA
	Remote Shutdown Threshold	Voltage at UVLO Falling	0.32	0.66		V
	Remote Shutdown Hysteresis			110		mV
THERMA	L SHUTDOWN					
T <sub>sd</sub>	Thermal Shutdown Temperature			165		°C
	Thermal Shutdown Hysteresis			20		°C

(1) V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.

(2) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.



# 6.6 Switching Characteristics


Typical values correspond to  $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over  $-40^{\circ}$ C to  $125^{\circ}$ C junction temperature range unless otherwise stated.  $V_{IN} = 48$  V unless stated otherwise. See<sup>(1)</sup>.

		MIN	TYP	MAX	UNIT
ON-TIME GENERATOR		·		<b>i</b>	
T <sub>ON</sub> Test 1	V <sub>IN</sub> = 32 V, R <sub>ON</sub> = 100 kΩ	270	350	460	ns
T <sub>ON</sub> Test 2	V <sub>IN</sub> = 48 V, R <sub>ON</sub> = 100 kΩ	188	250	336	ns
T <sub>ON</sub> Test 3	V <sub>IN</sub> = 75 V, R <sub>ON</sub> = 100 kΩ	250	370	500	ns
T <sub>ON</sub> Test 4	V <sub>IN</sub> = 10 V, R <sub>ON</sub> = 250 kΩ	1880	3200	4425	ns
MINIMUM OFF-TIME					
Minimum Off-Timer	FB = 0 V		144		ns

(1) All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.




# **6.7 Typical Characteristics**





LM5019 JAJSBI6H – JANUARY 2012 – REVISED AUGUST 2021






# 7 Detailed Description

# 7.1 Overview

The LM5019 step-down switching regulator features all the functions needed to implement a low-cost, efficient, buck converter capable of supplying up to 100 mA to the load. This high-voltage regulator contains 100 V, N-channel buck and synchronous switches, is easy to implement, and is provided in thermally enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to  $V_{IN}$ . This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to  $V_{OUT}$ . This scheme ensures short circuit protection while providing minimum foldback.

The LM5019 can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well suited for 48-V telecom and automotive power bus ranges. Protection features include: thermal shutdown, undervoltage lockout, minimum forced off-time, and an intelligent current limit.

## 7.2 Functional Block Diagram



# 7.3 Feature Description

## 7.3.1 Control Overview

The LM5019 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the



reference the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor ( $R_{ON}$ ). Following the on-time, the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck switch is turned on for another on-time one-shot period. This will continue until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low-side (sync) FET is 'on' when the high-side (buck) FET is 'off'. The inductor current ramps up when the high side switch is 'on' and ramps down when the high side switch is 'off'. There is no diode emulation feature in this IC, therefore, the inductor current can ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as shown in  $\neq 1$ .

$$f_{\rm SW} = \frac{V_{\rm OUT1}}{K \times R_{\rm ON}} \tag{1}$$

where

The output voltage (V<sub>OUT</sub>) is set by two external resistors (R<sub>FB1</sub> and R<sub>FB2</sub>). The regulated output voltage is calculated as shown in  $\neq 2$ .

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT} - 1.225V}{1.225V}$$
(2)

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor ( $C_{OUT}$ ). A minimum of 25 mV of ripple voltage at the feedback pin (FB) is required for the LM5019. In cases where the capacitor ESR is too small, additional series resistance can be required ( $R_C$  in  $\boxtimes$  7-1).

For applications where lower output voltage ripple is required, the output can be taken directly from a low ESR output capacitor, as shown in  $\boxtimes$  7-1. However, R<sub>C</sub> slightly degrades the load regulation.




図 7-1. Low Ripple Output Configuration

## 7.3.2 V<sub>CC</sub> Regulator

The LM5019 contains an internal high-voltage linear regulator with a nominal output of 7.6 V. The input pin ( $V_{IN}$ ) can be connected directly to the line voltages up to 100 V. The  $V_{CC}$  regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at  $V_{CC}$ . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the  $V_{CC}$  pin reaches the undervoltage lockout threshold of 4.5 V, the IC is enabled.

The  $V_{CC}$  regulator contains an internal diode connection to the BST pin to replenish the charge in the gate drive boot capacitor when SW pin is low.

At high input voltages, the power dissipated in the high voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the  $V_{CC}$  regulator can supply up to 7 mA of current resulting in 48 V × 7 mA = 336 mW of power dissipation. If the  $V_{CC}$ 



voltage is driven externally by an alternate voltage source, between 8.55 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.

## 7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225-V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high-side switch stays on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high-side switch stays off until the FB voltage again falls below 1.225 V. During start-up, the FB voltage is below 1.225 V at the end of each on-time, causing the high-side switch to turn on immediately after the minimum forced off-time of 144 ns. The high-side switch can be turned off before the on-time is over if the peak current in the inductor reaches the current limit threshold.

## 7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62-V reference. If the voltage at FB rises above 1.62 V, the on-time pulse is immediately terminated. This condition can occur if the input voltage, the output load, of both, changes suddenly. The high-side switch does not turn on again until the voltage at FB falls below 1.225 V.

## 7.3.5 On-Time Generator

The on-time for the LM5019 is determined by the R<sub>ON</sub> resistor, and is inversely proportional to the input voltage (V<sub>IN</sub>), resulting in a nearly constant frequency as V<sub>IN</sub> is varied over its range. The on-time equation for the LM5019 is shown in  $\vec{x}$  3.

$$T_{\rm ON} = \frac{10^{-10} \, \text{x} \, \text{R}_{\rm ON}}{V_{\rm IN}} \tag{3}$$

See  $\boxtimes$  6-5. R<sub>ON</sub> must be selected for a minimum on-time (at maximum V<sub>IN</sub>) greater than 100 ns, for proper operation. This requirement limits the maximum switching frequency for high V<sub>IN</sub>.

## 7.3.6 Current Limit

The LM5019 contains an intelligent current limit off-timer. If the current in the buck switch exceeds 240 mA, the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage  $V_{IN}$ . As an example, when FB = 0 V and  $V_{IN}$  = 48 V, the maximum off-time is set to 16  $\mu$ s. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100 V.

In cases of overload where the FB voltage is above zero volts (not a short circuit), the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from  $\pm 4$ :

$$T_{OFF(ILIM)} = \frac{0.07 \times V_{IN}}{V_{FB} + 0.2 V} \mu s$$
(4)

The current limit protection feature is peak limited. The maximum average output will be less than the peak.

## 7.3.7 N-Channel Buck Switch and Driver

The LM5019 integrates an N-Channel Buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.01-uF ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from  $V_{CC}$  through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

## 7.3.8 Synchronous Rectifier

The LM5019 provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.



The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads, which would otherwise result in discontinuous operation.

### 7.3.9 Undervoltage Detector

The LM5019 contains a dual-level Undervoltage Lockout (UVLO) circuit. When the UVLO pin voltage is below 0.66 V, the controller is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66 V but less than 1.225 V, the controller is in standby mode. In standby mode, the V<sub>CC</sub> bias regulator is active while the regulator output is disabled. When the V<sub>CC</sub> pin exceeds the V<sub>CC</sub> undervoltage threshold and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from V<sub>IN</sub> to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal 20- $\mu$ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance  $R_{UV2}$ .

If the UVLO pin is wired directly to the  $V_{\text{IN}}$  pin, the regulator begins operation once the  $V_{\text{CC}}$  undervoltage is satisfied.




図 7-2. UVLO Resistor Setting

## 7.3.10 Thermal Protection

The LM5019 must be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM5019 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the buck switch and the  $V_{CC}$  regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the  $V_{CC}$  regulator is enabled, and normal operation is resumed.

## 7.3.11 Ripple Configuration

The LM5019 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage ( $V_{FB}$ ) falling below the reference voltage ( $V_{REF}$ ). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage ( $V_{FB}$ ) during off-time must be large enough to suppress any noise component present at the feedback node.


Ripple Configuration shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node ( $V_{OUT}$ ) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.



Type 3 ripple method uses  $R_r$  and  $C_r$  and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac coupled using  $C_{ac}$  to the feedback node (FB). Since this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See the *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs Application Report* (SNVA166) for more details for each ripple generation method.



## 7.3.12 Soft Start

A soft-start feature can be implemented with the LM5019 using an external circuit. As shown in  $\boxtimes$  7-3, the softstart circuit consists of one capacitor, C<sub>1</sub>, two resistors, R<sub>1</sub> and R<sub>2</sub>, and a diode, D. During the initial start-up, the VCC voltage is established prior to the V<sub>OUT</sub> voltage. Capacitor C<sub>1</sub> is discharged and D is thereby forward biased. The FB voltage exceeds the reference voltage (1.225 V) and switching is therefore disabled. As capacitor C<sub>1</sub> charges, the voltage at node B gradually decreases and switching commences. V<sub>OUT</sub> gradually rises to maintain the FB voltage at the reference voltage. Once the voltage at node B is less than a diode drop above the FB voltage, the soft-start sequence is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as follows. Note that the effect of  $R_1$  has been ignored to simplify the calculation shown in  $\pm 5$ .

$$V_{FB} = (VCC - V_D) \times \frac{R_{FB1} \times R_{FB2}}{R_2 \times (R_{FB1} + R_{FB2}) + R_{FB1} \times R_{FB2}}$$
(8)

C1 is charged after the first start-up. Diode D1 is optional and can be added to discharge C1 and initialize the soft-start sequence when the input voltage experiences a momentary drop.




To achieve the desired soft start, the following design guidance is recommended:

- 1. R<sub>2</sub> is selected so that V<sub>FB</sub> is higher than 1.225 V for a V<sub>CC</sub> of 4.5 V, but is lower than 5 V when V<sub>CC</sub> is 8.55 V. If an external V<sub>CC</sub> is used, V<sub>FB</sub> must not exceed 5 V at maximum V<sub>CC</sub>.
- 2. C<sub>1</sub> is selected to achieve the desired start-up time that can be determined as shown in  $\pm 6$ .

$$t_{S} = C_{1} \times (R_{2} + \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}})$$

- (9)
- 3. R<sub>1</sub> is used to maintain the node B voltage at zero after the soft start is finished. A value larger than the feedback resistor divider is preferred.

With component values from the applications from the schematic shown in  $\boxtimes$  8-1, selecting C<sub>1</sub> = 1 µF, R<sub>2</sub> = 1 kΩ, and R<sub>1</sub> = 30 kΩ results in a soft-start time of about 2 ms.



🛛 7-3. Soft-Start Circuit

## 7.4 Device Functional Modes

The UVLO pin controls the operating mode of the LM5019 device (see 表 7-1 for the detailed functional states).

UVLO	V <sub>cc</sub>	MODE	DESCRIPTION							
< 0.66 V	Disabled	Shutdown	V <sub>CC</sub> regulator disabled. Switching disabled.							
0.66 V to 1.225 V	Enabled	Standby	V <sub>CC</sub> regulator enabled Switching disabled.							
> 1.225 V	V <sub>CC</sub> < 4.5 V	Standby	V <sub>CC</sub> regulator enabled. Switching disabled.							
> 1.225 V	V <sub>CC</sub> > 4.5 V	Operating	V <sub>CC</sub> enabled. Switching enabled.							

表 7-1. UVLO Mode



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 8.1 Application Information

The LM5019 device is step-down DC-DC converter. The device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 100 mA. Use the following design procedure to select component values for the LM5019 device. Alternately, use the WEBENCH<sup>®</sup> software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

## 8.2 Typical Applications

## 8.2.1 Application Circuit: 12.5 V to 95 V Input and 10 V, 100-mA Output Buck Converter

The application schematic of a buck supply is shown in  $\boxtimes$  8-1. For output voltage (V<sub>OUT</sub>) more than one diode drop higher than the maximum regulation threshold of V<sub>CC</sub> (8.55 V, see  $\forall 2 \neq 2 \neq 6.5$ ), the V<sub>CC</sub> pin can be connected to V<sub>OUT</sub> through a diode (D2), to improve efficiency and reduce power dissipation in the IC.

The design example uses equations from the  $2/2 \ge 7.3$  with component names provided in the 2/3-1 schematic. Corresponding component designators from 2/8-1 are also provided for each selected value.




図 8-1. 12.5-V to 95-V Input and 10-V, 100-mA Output Buck Converter

### 8.2.1.1 Design Requirements

 $\pm$  8-1 lists the design parameters for this example.

表 8-1. Buck Converter Design Specifications

DESIGN PARAMETERS	VALUE				
Input Range	12.5 V to 95 V, transients up to 100 V				
Output Voltage	10 V				
Maximum Output Current	100 mA				
Nominal Switching Frequency	≈ 440 kHz				

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5019 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2.2 RFB1, RFB2

 $V_{OUT} = V_{FB} \times (R_{FB2} / R_{FB1} + 1)$ , and since  $V_{FB} = 1.225$  V, the ratio of  $R_{FB2}$  to  $R_{FB1}$  calculates to be 7:1. Standard values are chosen with  $R_{FB2} = R1 = 6.98$  k $\Omega$  and  $R_{FB1} = R6 = 1.00$  k $\Omega$  are chosen. Other values can be used as long as the 7:1 ratio is maintained.

#### 8.2.1.2.3 Frequency Selection

At the minimum input voltage, the maximum switching frequency of the LM5019 is restricted by the forced minimum off-time ( $T_{OFF(MIN)}$ ) as given by  $\pm$  7.

$$f_{\rm SW(MAX)} = \frac{1 - D_{\rm MIN}}{T_{\rm OFF(MIN)}} = \frac{1 - 10 / 12.5}{200 \, \rm ns} = 1 \, \rm MHz$$
(10)

Similarly, at maximum input voltage, the maximum switching frequency of the LM5019 is restricted by the minimum  $T_{ON}$  as given by  $\neq 8$ .

$$f_{\rm SW(MAX)} = \frac{D_{\rm MIN}}{T_{\rm ON(MIN)}} = \frac{10/48}{100 \,\rm ns} = 2.1 \,\rm MHz \tag{11}$$

Resistor  $R_{ON}$  sets the nominal switching frequency based on  $\neq 9$ .

$$f_{\rm SW} = \frac{V_{\rm OUT}}{K \times R_{\rm ON}}$$
(12)

where

• 
$$K = 9 \times 10^{-11}$$



Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example, 440 kHz was selected, resulting in  $R_{ON}$  = 253 k $\Omega$ . A standard value for  $R_{ON}$  = R3 = 237 k $\Omega$  is selected.

#### 8.2.1.2.4 Inductor Selection

The inductance selection is a compromise between solution size, output ripple, and efficiency. The peak inductor current at maximum load current must be smaller than the minimum current limit threshold of 150 mA. The maximum permissible peak-to-peak inductor ripple is determined by  $\neq 10$ .

$$\Delta IL = 2 \times \left( I_{LIM(min)} - I_{OUT(max)} \right) = 2 \times 50 = 100 \text{ mA}$$
(13)

The minimum inductance is determined by  $\pm$  11.

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L1 \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$
(14)

Using maximum V<sub>IN</sub> of 95 V, the calculation from  $\neq$  11 results in L = 203 µH. A standard value of 220 µH is selected. With this value of inductance, peak-to-peak minimum and maximum inductor current ripple of 27 mA and 92 mA occur at the minimum and maximum input voltages, respectively. For robust short circuit protection, the inductor saturation current should be higher than the maximum current limit threshold of 300 mA.

#### 8.2.1.2.5 Output Capacitor

The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is given by  $rac{12}$ .

$$C_{OUT} = \frac{\Delta I_{L}}{8 \times f_{SW} \times \Delta V_{ripple}}$$
(15)

where

- $\Delta V_{ripple}$  is the voltage ripple across the capacitor
- and  $\Delta I_L$  is the inductor ripple current.

Assuming V<sub>IN</sub> = 95 V and substituting  $\Delta V_{ripple}$  = 10 mV gives C<sub>OUT</sub> = 2.6  $\mu$ F. A 4.7- $\mu$ F standard value is selected for C<sub>OUT</sub> = C9. An X5R or X7R type capacitor with a voltage rating 16 V or higher must be selected.

#### 8.2.1.2.6 Type II Ripple Circuit

Type II ripple circuit as described in 2227.3.11 is chosen for this example. For a constant on-time converter to be stable, the injected in-phase ripple must be larger than the capacitive ripple on C<sub>OUT</sub>.

Using type II ripple circuit equations with minimum FB pin ripple of 25 mV, the values of the series resistor  $R_C$  and ac coupling capacitor  $C_{ac}$  can calculated.

$$C \ge \frac{5}{f_{SW}(R_{FB2} || R_{FB1})}$$
$$R_{C} \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}}$$
(16)

Assuming  $R_{FB2} = 6.98 \text{ k}\Omega$  and  $R_{FB1} = 1 \text{ k}\Omega$ , the calculated minimum value of  $C_{ac}$  is 0.013 µF. A standard value of 0.1 µF is selected for  $C_{ac} = C8$ . The value of the series output resistor  $R_C$  is calculated for the minimum input voltage condition when the inductor ripple current as at a minimum. Using  $\neq$  11 and assuming  $V_{IN} = 12.5 \text{ V}$ , the minimum inductor ripple current is 27 mA. The calculated minimum value of  $R_C$  is 0.93  $\Omega$ . A standard value of 1.5  $\Omega$  is selected for  $R_C = R2$  to provide additional ripple for stable switching at low  $V_{IN}$ .



#### 8.2.1.2.7 $V_{CC}$ and Bootstrap Capacitor

The V<sub>CC</sub> capacitor provides charge to bootstrap capacitor as well as internal circuitry and low-side gate driver. The bootstrap capacitor provides charge to the high-side gate driver. The recommended value for  $C_{VCC}$  = C7 is 1  $\mu$ F. A good value for  $C_{BST}$  = C1 is 0.01  $\mu$ F.

#### 8.2.1.2.8 Input Capacitor

The input capacitor must be large enough to limit the input voltage ripple shown in  $\pm$  14.

$$C_{\rm IN} \ge \frac{I_{\rm OUT(MAX)}}{4 \times f_{\rm SW} \times \Delta V_{\rm IN}}$$
(17)

Choosing a  $\Delta V_{IN}$  = 0.5 V gives a minimum  $C_{IN}$  = 0.12 µF. A standard value of 1.0 µF is selected for  $C_{IN}$  = C4. The input capacitor must be rated for the maximum input voltage under all conditions. A 50-V, X7R dielectric must be selected for this design.

The input capacitor must be placed directly across  $V_{IN}$  and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a 0.1- $\mu$ F capacitor must be placed near the IC to provide a bypass path for the high frequency component of the switching current. This helps limit the switching noise.

#### 8.2.1.2.9 UVLO

The UVLO resistors  $R_{UV1}$  and  $R_{UV2}$  set the UVLO threshold and hysteresis according to  $\pm$  15 and  $\pm$  16.


$$V_{\rm IN (HYS)} = I_{\rm HYS} \times R_{\rm UV2}$$
<sup>(18)</sup>

where


$$V_{IN}(UVLO, rising) = 1.225 V \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
(19)

For UVLO hysteresis of 2.5 V and UVLO rising threshold of 12 V, the calculated values of the UVLO resistors are RUV2 = 127 k $\Omega$  and RUV1 = 14.5 k $\Omega$ . Selecting standard values for R<sub>UV1</sub> = R7 = 14 k $\Omega$  and R<sub>UV2</sub> = R5 = 127 k $\Omega$  results in UVLO rising threshold of 12.5 V and hysteresis of 2.5 V.

### 8.2.1.3 Application Curves







8.2.2 Application Circuit: 20 V to 95 V Input and 10 V, 100 mA Output Isolated Fly-Buck® Converter




図 8-5. Isolated Fly-Buck<sup>™</sup> Converter Using LM5019

## 8.2.2.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in  $\frac{1}{5}$  8-2.

DESIGN PARAMETERS	VALUE
Input Voltage Range	20 V to 95 V
Primary Output Voltage	10 V
Secondary (Isolated) Output Voltage	9.5 V
Maximum Output Current (Primary + Secondary)	100 mA
Maximum Power Output	1 W
Nominal Switching Frequency	750 kHz



#### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Transformer Turns Ratio

The transformer turns ratio is selected based on the ratio of the primary output voltage to the secondary (isolated) output voltage. In this design example, the two outputs are nearly equal and a 1:1 turns ratio transformer is selected. Therefore, N2 / N1 = 1.

If the secondary (isolated) output voltage is significantly higher or lower than the primary output voltage, a turns ratio less than or greater than 1 is recommended. The primary output voltage is normally selected based on the input voltage range such that the duty cycle of the converter does not exceed 50% at the minimum input voltage. This condition is satisfied if VOUT1 <  $V_{IN \ MIN}$  / 2.

#### 8.2.2.2.2 Total IOUT

The total primary referred load current is calculated by multiplying the isolated output load or loads by the turns ratio of the transformer as shown in  $\pm$  17.

$$I_{OUT(MAX)} = I_{OUT1} + I_{OUT2} \times \frac{N2}{N1} = 0.1 \text{ A}$$
 (20)

#### 8.2.2.2.3 RFB1, RFB2

The feedback resistors are selected to set the primary output voltage. The selected value for R<sub>FB1</sub> is 1 k $\Omega$ . R<sub>FB2</sub> can be calculated using the following equations to set V<sub>OUT1</sub> to the specified value of 10 V. A standard resistor value of 7.32 k $\Omega$  is selected for R<sub>FB2</sub>.

$$V_{OUT1} = 1.225V \times \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (21)

$$\rightarrow R_{FB2} = \left(\frac{V_{OUT1}}{1.225} - 1\right) \times R_{FB1} = 7.16 \text{ k}\Omega$$
(22)

#### 8.2.2.2.4 Frequency Selection

 $\pm$  20 is used to calculate the value of R<sub>ON</sub> required to achieve the desired switching frequency.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}}$$
(23)

where

• K = 9 × 10<sup>-11</sup>

For V<sub>OUT1</sub> of 10 V and  $f_{SW}$  of 750 kHz, the calculated value of  $R_{ON}$  is 148 k $\Omega$ . A lower value of 130 k $\Omega$  is selected for this design to allow for second order effects at high switching frequency that are not included in  $\pm$  1.

#### 8.2.2.2.5 Transformer Selection

A coupled inductor or a flyback-type transformer is required for this topology. Energy is transferred from primary to secondary when the low-side synchronous switch of the buck converter is conducting.

The maximum inductor primary ripple current that can be tolerated without exceeding the buck switch peak current limit threshold (0.15 A minimum) is given by  $\neq$  21.

$$\Delta I_{L1} = \left(0.15 - I_{OUT1} - I_{OUT2} \times \frac{N2}{N1}\right) \times 2 = 0.1 \text{ A}$$
(24)

Using the maximum peak-to-peak inductor ripple current  $\Delta I_{L1}$  from  $\neq 21$ , the minimum inductor value is given by  $\neq 22$ .



. .

(25)

$$L1 = \frac{V_{\text{IN}(\text{MAX})} - V_{\text{OUT}}}{\Delta I_{\text{L1}} \times f_{\text{SW}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}(\text{MAX})}} = 119.3 \ \mu\text{H}$$

. .

A higher value of 150  $\mu$ H is selected to ensure the high-side switch current does not exceed the minimum peak current limit threshold.

#### 8.2.2.2.6 Primary Output Capacitor

In a conventional buck converter, the output ripple voltage is calculated as shown in  $\pm 23$ .

$$\Delta V_{OUT} = \frac{\Delta I_{L1}}{8 \, x \, f \, x \, C_{OUT1}} \tag{26}$$

To limit the primary output ripple voltage  $\Delta V_{OUT1}$  to approximately 50 mV, an output capacitor C<sub>OUT1</sub> of 0.33 µF is required.

⊠ 8-6 shows the primary winding current waveform (IL1) of a Fly-Buck converter. The reflected secondary winding current adds to the primary winding current during the buck switch off-time. Because of this increased current, the output voltage ripple is not the same as in conventional buck converter. The output capacitor value calculated in  $\neq$  23 must be used as the starting point. Optimization of output capacitance over the entire line and load range must be done experimentally. If the majority of the load current is drawn from the secondary isolated output, a better approximation of the primary output voltage ripple is given by  $\neq$  24.




図 8-6. Current Waveforms for C<sub>OUT1</sub> Ripple Calculation

A standard 1- $\mu$ F, 25-V capacitor is selected for this design. If lower output voltage ripple is required, a higher value must be selected for C<sub>OUT1</sub>, C<sub>OUT2</sub>, or both.

#### 8.2.2.2.7 Secondary Output Capacitor

A simplified waveform for secondary output current ( $I_{OUT2}$ ) is shown in 🗵 8-7.




図 8-7. Secondary Current Waveforms for C<sub>OUT2</sub> Ripple Calculation

The secondary output current ( $I_{OUT2}$ ) is sourced by  $C_{OUT2}$  during on-time of the buck switch,  $T_{ON}$ . Ignoring the current transition times in the secondary winding, the secondary output capacitor ripple voltage can be calculated using  $\neq 25$ .

#### Copyright © 2021 Texas Instruments Incorporated



(28)


 $\Delta V_{OUT2} = \frac{I_{OUT2} \times T_{ON (MAX)}}{C_{OUT2}}$ 

For a 1:1 transformer turns ratio, the primary and secondary voltage ripple equations are identical. Therefore,  $C_{OUT2}$  is chosen to be equal to  $C_{OUT1}$  (1 µF) to achieve comparable ripple voltages on primary and secondary outputs.

If lower output voltage ripple is required, a higher value must be selected for C<sub>OUT1</sub>, C<sub>OUT2</sub>, or both.

## 8.2.2.2.8 Type III Feedback Ripple Circuit

A Type III ripple circuit as described in the t / 2 / 2 / 3.11 section is required for the Fly-Buck topology. Type I and Type II ripple circuits use series resistance and the triangular inductor ripple current to generate ripple at V<sub>OUT</sub> and the FB pin. The primary ripple current of a Fly-Buck is the combination or primary and reflected secondary currents as illustrated in  $\boxtimes$  8-6. In the Fly-Buck topology, Type I and Type II ripple circuits suffer from large jitter as the reflected load current affects the feedback ripple.



🖾 8-8. Type III Ripple Circuit

Selecting the Type III ripple components using the equations from the  $\frac{1}{2}\frac{1}{2}\frac{1}{3}$  7.3.11 section ensures that the FB pin ripple is be greater than the capacitive ripple from the primary output capacitor C<sub>OUT1</sub>. The feedback ripple component values are chosen as shown in  $\frac{1}{2}$  26.

$$C_{r} = 1000 \text{ pF}$$

$$C_{ac} = 0.1 \text{ }\mu\text{F}$$

$$R_{r}C_{r} \leq \frac{(V_{IN (MIN)} - V_{OUT}) \times T_{ON}}{50 \text{ mV}}$$
(29)

The calculated value for Rr is 66 k $\Omega$ . This value provides the minimum ripple for stable operation. A smaller resistance must be selected to allow for variations in T<sub>ON</sub>, C<sub>OUT1</sub>, and other components. For this design, Rr value of 46.4 k $\Omega$  is selected.

#### 8.2.2.2.9 Secondary Diode

The reverse voltage across secondary-rectifier diode D1 when the high-side buck switch is off can be calculated using  $\neq 27$ .

$$V_{D1} = \frac{N2}{N1} V_{IN}$$
(30)

For a  $V_{IN MAX}$  of 95 V and the 1:1 turns ratio of this design, a 100-V Schottky is selected.

#### 8.2.2.2.10 $V_{CC}$ and Bootstrap Capacitor

A 1- $\mu$ F capacitor of 16 V or higher rating is recommended for the V<sub>CC</sub> regulator bypass capacitor.

A good value for the BST pin bootstrap capacitor is 0.01 µF with a 16 V or higher rating.



#### 8.2.2.2.11 Input Capacitor

The input capacitor is typically a combination of a smaller bypass capacitor located near the regulator IC and a larger bulk capacitor. The total input capacitance must be large enough to limit the input voltage ripple to a desired amplitude. For input ripple voltage  $\Delta V_{IN}$ ,  $C_{IN}$  can be calculated using  $\neq 28$ .

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{4 \times f \times \Delta V_{IN}}$$
(31)

Choosing a  $\Delta V_{IN}$  of 0.5 V gives a minimum  $C_{IN}$  of 0.067 µF. A standard value of 0.1 µF is selected for  $C_{BYP}$  in this design. A bulk capacitor of higher value reduces voltage spikes due to parasitic inductance between the power source to the converter. A standard value of 1 µF is selected for  $C_{IN}$  in this design. The voltage ratings of the two input capacitors should be greater than the maximum input voltage under all conditions.

#### 8.2.2.2.12 UVLO Resistors

UVLO resistors  $R_{UV1}$  and  $R_{UV2}$  set the undervoltage lockout threshold and hysteresis according to  $\pm$  29 and  $\pm$  30.

$$V_{\rm IN\,(HYS)} = I_{\rm HYS} \times R_{\rm UV2} \tag{32}$$

#### where

•  $I_{HYS} = 20 \ \mu A$ , typical

$$V_{IN}(UVLO, rising) = 1.225V \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
 (33)


For a UVLO hysteresis of 2.5 V and UVLO rising threshold of 20 V,  $\neq$  29 and  $\neq$  30 require R<sub>UV1</sub> of 8.25 k $\Omega$  and R<sub>UV2</sub> of 127 k $\Omega$  and these values are selected for this design example.

#### 8.2.2.2.13 V<sub>CC</sub> Diode

Diode D2 is an optional diode connected between  $V_{OUT1}$  and the  $V_{CC}$  regulator output pin. When  $V_{OUT1}$  is more than one diode drop greater than the  $V_{CC}$  voltage, the  $V_{CC}$  bias current is supplied from  $V_{OUT1}$ . This results in reduced power losses in the internal  $V_{CC}$  regulator which improves converter efficiency.  $V_{OUT1}$  must be set to a voltage at least one diode drop higher than 8.55 V (the maximum  $V_{CC}$  voltage) if D2 is used to supply bias current.



## 8.2.2.3 Application Curves





# 9 Power Supply Recommendations

The LM5019 is a power management device. The power supply for the device is any DC voltage source within the specified input range.




# 10 Layout

# **10.1 Layout Guidelines**

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

- C<sub>IN</sub>: The loop consisting of input capacitor (C<sub>IN</sub>), V<sub>IN</sub> pin, and RTN pin carries switching currents. Therefore, the input capacitor should be placed close to the IC, directly across V<sub>IN</sub> and RTN pins and the connections to these two pins must be direct to minimize the loop area. In general it is not possible to accommodate all of input capacitance near the IC. A good practice is to use a 0.1-µF or 0.47-µF capacitor directly across the V<sub>IN</sub> and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see 🖾 10-1).
- 2. C<sub>VCC</sub> and C<sub>BST</sub>: The V<sub>CC</sub> and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area must be minimized (see ⊠ 10-1).
- 3. The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of the LM5019. Therefore, care must be taken while routing the feedback trace to avoid coupling any noise to this pin. In particular, feedback trace must not run close to magnetic components, or parallel to any other switching trace.
- 4. SW trace: The SW node switches rapidly between V<sub>IN</sub> and GND every cycle and is therefore a possible source of noise. The SW node area must be minimized. In particular, the SW node must not be inadvertently connected to a copper plane or pour.

## 10.2 Layout Example



☑ 10-1. Placement of Bypass Capacitors



# 11 Device and Documentation Support

## **11.1 Device Support**

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.1.2 Development Support

### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5019 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

- Texas Instruments, AN-2240 LM5019 Isolated Evaluation Board (SNOU100)
- Texas Instruments, *PowerPAD™ Layout Guidelines* (SLOA120)
- Texas Instruments, AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs (SNVA166)
- Texas Instruments, AN-2238 LM5019 Buck Evaluation Board (SNVA647)

### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 11.5 Trademarks

Fly-Buck<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. is a trademark of Texas Instruments. Fly-Buck<sup>®</sup> are registered trademarks of TI. WEBENCH<sup>®</sup> are registered trademarks of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。



## **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
LM5019MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5019 MR	Samples
LM5019MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5019 MR	Samples
LM5019SD/NOPB	ACTIVE	WSON	NGU	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5019	Samples
LM5019SDX/NOPB	ACTIVE	WSON	NGU	8	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5019	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5019MRX/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5019SD/NOPB	WSON	NGU	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5019SDX/NOPB	WSON	NGU	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

13-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5019MRX/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LM5019SD/NOPB	WSON	NGU	8	1000	208.0	191.0	35.0
LM5019SDX/NOPB	WSON	NGU	8	4500	367.0	367.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

13-May-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM5019MR/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05

# **DDA0008B**



# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



# DDA0008B

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DDA0008B

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




# NGU0008B



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **NGU0008B**

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **NGU0008B**

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated