



LM74721-Q1 JAJSMX2B - SEPTEMBER 2021 - REVISED JULY 2022


LM74721-Q1 TVS 不要、低 IQ、車載用バッテリ逆接続保護の理想ダイオード・ コントローラ、アクティブ整流機能搭載

1 特長

- 下記内容で AEC-Q100 認定済み
 - デバイス温度グレード 1: -40℃~+125℃の動作時周囲温度範囲
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B
- 3V~65V の入力範囲
- 最低 -33V までの逆入力保護
- 入力 TVS なしで動作するための内蔵 VDS クランプに より ISO7637 パルス抑制
- 動作時の低い静止電流:35µA (最大値)
- 低いシャットダウン電流 (EN = LOW):3.3µA (最大値)
- アノードからカソードへ 17mV の順方向電圧降下レギ ュレーションを行う理想ダイオード動作
- 外部のバック・ツー・バック N チャネル MOSFET を駆
- 30mA の昇圧レギュレータを内蔵
- 逆電流阻止に対する高速応答:0.5us
- 最大 100kHz のアクティブ整流
- 調整可能な過電圧保護機能
- 省スペースの 12 ピン WSON パッケージで供給
- LM74720-Q1 とピン互換

2 アプリケーション

- 車載用バッテリ保護
 - ADAS ドメイン・コントローラ
 - カメラ、レーダー ECU
 - プレミアム・オーディオ・アンプ
 - ヘッドアップ・ディスプレイ



12V バッテリ駆動の車載アプリケーション用、低 IQ、 TVS 不要の理想ダイオード


3 概要

LM74721-Q1 理想ダイオード・コントローラは、外付けの バック・ツー・バック N チャネル MOSFET を駆動および 制御して、電力パスの ON / OFF 制御と過電圧保護を備 えた理想ダイオード整流器をエミュレートします。入力電源 電圧範囲が 3V~65V と広いため、12V 車載用バッテリ駆 動 ECU を保護および制御できます。このデバイスは、最 低 -33V DC の負の電源電圧に耐えられ、この電圧から負 荷を保護できます。内蔵の理想ダイオード・コントローラ (GATE) は第 1 の MOSFET を駆動し、逆電流保護およ び出力電圧保持用のショットキー・ダイオードを置き換える ことができます。内蔵 VDS クランプ機能により、車載用 ISO7637 パルス抑制のための入力 TVS 不要のシステム 設計が可能になります。高速ターンオン/オフ・コンパレー タを搭載した強力な昇圧レギュレータは、たとえば、ECU が入力の瞬断にさらされたり、入力信号に最大 100kHz の周波数で AC が重畳されたりする、ISO16750 または LV124 などの車載テスト時に、堅牢で効率的な MOSFET スイッチング性能を確実に発揮します。動作中の静止電 流が 35µA (最大値) と低いので、常時オンのシステム設 計が可能になります。電力パスに第2の MOSFET を使 えば、EN ピンを使用した負荷切断制御が可能になりま す。 EN が LOW のとき、静止電流は 3.3µA (最大値) ま で減少します。このデバイスには、負荷ダンプ保護のため の可変の過電圧カットオフ保護機能があります。

魁品情報

	4D€ HH IP) TIA	
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
LM74721-Q1	WSON (12)	3.00mm × 3.00mm

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



TVS 不要の ISO7637-2 パルス 1 性能



Table of Contents

1 特長	1	9 Application and Implementation	16
2 アプリケーション		9.1 Application Information	16
- , , , , , , , , , , , , , , , , , , ,		9.2 Typical 12-V Reverse Battery Protection	
4 Revision History		Application	16
5 Pin Configuration and Functions		9.3 What to Do and What Not to Do	<mark>21</mark>
6 Specifications		10 Power Supply Recommendations	22
6.1 Absolute Maximum Ratings		10.1 Transient Protection	22
6.2 ESD Ratings		11 Layout	23
6.3 Recommended Operating Conditions		11.1 Layout Guidelines	23
6.4 Thermal Information		11.2 Layout Example	
6.5 Electrical Characteristics		12 Device and Documentation Support	<mark>24</mark>
6.6 Switching Characteristics		12.1 Receiving Notification of Documentation	
6.7 Typical Characteristics		12.2 サポート・リソース	24
7 Parameter Measurement Information		12.3 Trademarks	24
8 Detailed Description		12.4 Electrostatic Discharge Caution	24
8.1 Overview		12.5 Glossary	24
8.2 Functional Block Diagram	11	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description		Information	<mark>24</mark>
8.4 Shutdown Mode			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Page
1
Page
1
13



5 Pin Configuration and Functions




図 5-1. WSON 12-Pin DRR Transparent Top View

表 5-1. Pin Functions

	PIN				
NAME LM74721-Q1		TYPE	DESCRIPTION		
NAME	DRR-12 (WSON)	_			
GATE	1	0	Diode controller gate drive output. Connect to the GATE of the external MOSFET.		
Α	2	I	Anode of the ideal diode. Connect to the source of the external MOSFET.		
VSNS	3	I	Voltage sensing input		
SW	4	I	Voltage sensing disconnect switch terminal. VSNS and SW are internally connected through a switch. Use SW as the top connection of the battery sensing or OV resistor ladder network. When EN is pulled low, the switch is OFF, disconnecting the resistor ladder from the battery line, thereby cutting off the leakage current. If the internal disconnect switch between VSNS and SW is not used, then short them together and connect to C pin.		
ov	5	ı	Adjustable overvoltage threshold input. Connect a resistor ladder across SW to OV terminal. When the voltage at OV exceeds the overvoltage cutoff threshold, then the PD is pulled low turning OFF the HSFET. PD is driven high when the sense voltage goes below the OV falling threshold.		
EN	6	ı	EN Input. Connect to A or C pin for always ON operation. In this mode, the device consumes an IQ of 35 μ A (maximum) that can be driven externally from a micro controller I/O. Pulling this pin low below 0.5 V enters the device in low Iq shutdown mode.		
GND	7	G	Connect to the system ground plane.		
PD	8	0	Pull down connection for the external HSFET. Connect to the GATE of the external FET. Leave PD pin floating if the load disconnect FET is not used.		
LX	9	I	Switch node of the internal boost regulator. This node must be kept small on the PCB for good performance and low EMI. Connect the boost inductor between this pin and the DRAIN connection of the external FET.		
CAP	10	0	Boost Regulator Output. This pin is used to provide a drive voltage to the gate driver of the ideal diode stage as well as drive supply for the HSFET. Connect a 1-µF capacitor between this pin and the VS pin.		
VS	11	I	Supply voltage pin. Place 0.1-µF capacitor from VS pin to GND.		
С	12	I	Cathode of the ideal diode. Connect to the DRAIN of the external MOSFET. The voltage sensed at this pin is used to control the external MOSFET GATE. This pin must be locally bypassed with at least 1 μ F.		
RTN	Thermal Pad	_	Leave exposed pad floating. Do not connect to GND plane.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input Pins	A to GND	- (V _{CLAMP} + 1)	70	
Input Pins	VS, C to GND	-0.3	70	
Input Pins	VSNS, SW, EN, OV to GND, V _(A) > 0 V	-0.3	70	V
Input Pins	VSNS, SW, EN, OV to GND, $V_{(A)} \le 0 \text{ V}$	V _(A)	$(70 + V_{(A)})$	V
Input Pins	C to GND, V _(A) ≤ 0 V	-1	$(70 + V_{(A)})$	
Input Pins	RTN to GND	- (V _{CLAMP} + 1)	0.3	
Input Pins	I _{VSNS} , I _{SW}	-1	10	mΛ
Input Pins	I _{EN} , I _{OV,} V _(A) > 0 V	-1		mA
Input Pins	$I_{EN}, I_{OV}, V_{(A)} \le 0 \text{ V}$	Internally	limited	
Output Pins	CAP to C	-0.3	15.9	
Output Pins	CAP to A	-0.3 V	/ _{CLAMP} + 15.9	
Output Pins	GATE to A	-0.3	15	V
Output Pins	LX, CAP, PD to GND	-0.3	85	
Output to Input Pins	C to A	-5	V _{CLAMP}	
Operating junction temper	ature, T _j ⁽²⁾	-40	150	°C
Storage temperature, T _{stg}		-40	150	C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

				VALUE	UNIT
	Electric Additional Control	Human body model (HBM), per	AEC Q100-002 ⁽¹⁾	±2000	
V _(ESD)		Charged device model (CDM),	Corner pins (GATE, EN, GND, C)	±750	V
		per ALC Q100-011	Other pins	±500	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
	A to GND	-60		65	
Input Pins	VS, C to GND			65	V
	EN to GND	-60		65	
External conscitones	A	0.1			
External capacitance	CAP to VS	1			μF
External Inductor	LX	100			μH
External MOSFET max V _{DS} rating		60			V
External MOSFET max V _{GS} rating	GATE to A	15			V

Product Folder Links: LM74721-Q1

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
T _J	Operating junction temperature range ⁽²⁾	-40		150	°C

⁽¹⁾ Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

6.4 Thermal Information

		LM74721-Q1	
	THERMAL METRIC ⁽¹⁾	DRR (WSON)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	32.7	°C/W
$R_{\theta JC}$	Junction-to-case (botton) thermal resistance	6.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$ to +125°C; typical values at $T_J = 25^{\circ}\text{C}$, $V_{(A)} = V_{(VS)} = 12 \text{ V}$, $C_{(CAP)} = 1 \mu\text{F}$, $V_{(EN)} = 2 \text{ V}$, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _A , V _(VS) SUPI	PLY VOLTAGE					
V _{CLAMP}	V _(C-A) clamp voltage		34.5		43	
\/	VA POR Rising threshold		3.1	3.4	3.85	V
V(A POR)	VA POR Falling threshold		2.2	2.6	2.9	
	Minimum Voltage at VS				3	
$V_{(A \ POR)} = \begin{array}{c} VA \ POR \ Rising \ threshold \\ VA \ POR \ Falling \ threshold \\ VA \ POR \ Falling \ threshold \\ VS \ POR \ Rising \\ VS \ POR \ Rising \\ VS \ POR \ Falling \\ \hline V(EN) \ Shutdown \ Supply \ Current \\ \hline V_{(EN)} \ = \ 2 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +85^{\circ}C \\ \hline V_{(EN)} \ = \ 2 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +125^{\circ}C \\ \hline ENABLE \ INPUT \\ \hline V_{(EN)} \ = \ 2 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +125^{\circ}C \\ \hline ENABLE \ INPUT \\ \hline V_{(EN)} \ = \ 12 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +125^{\circ}C \\ \hline ENABLE \ INPUT \\ \hline V_{(EN)} \ = \ 12 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +125^{\circ}C \\ \hline Enable \ input \ low \ threshold \\ \hline V_{(EN)} \ = \ 12 \ V, \ Active \ Rectifier \ Controller \ In \ Regulation, \ -40^{\circ}C \le T_J \le +125^{\circ}C \\ \hline Enable \ input \ low \ threshold \\ \hline V_{(EN)} \ = \ 12 \ V$ $\hline V_{(EN)} \ = \ 12 \ $	VS POR Rising		2.58	2.8	2.95	V
	2.85					
I _(SHDN)	Shutdown Supply Current	V _(EN) = 0 V		2	3.3	
1	Total System Quiescent Current			27	32	μΑ
I(Q)				27	35	
ENABLE INPL	JT					
V _(EN_IH)	Enable input high threshold				2	\/
V _(EN_IL)	Enable input low threshold		0.5	0.85	1.2	V
	Enable Hysteresis			485		mV
I _(EN)	Enable sink current	V _(EN) = 12 V		55	155	nA
V _{ANODE} to V _{CA}	THODE					
V _(AC_REG)	Regulated Forward V _(AC) Threshold		9	16.4	22.7	
V _(AC_FWD)			75	105	140	mV
V _(AC_REV)	V _(AC) threshold for reverse current blocking		-12	-5.65	-1.3	
GATE DRIVE	•					

⁽²⁾ High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

6.5 Electrical Characteristics (continued)

 T_J = -40° C to +125°C; typical values at T_J = 25°C, $V_{(A)}$ = $V_{(VS)}$ = 12 V, $V_{(CAP)}$ = 1 μ F, $V_{(EN)}$ = 2 V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(GATE) - V _(A)		3V < V _(VS) < 65V	9.5		13	V
I _(GATE_Pull down)	Peak Pulldown current	$V_{(A)} - V_{(C)} = -20 \text{ mV},$ $V_{(GATE)} - V_{(A)} = 100 \text{ mV}$		2.5		Α
I _(GATE)	Regulation max sink current	$V_{(A)} - V_{(C)} = 0 \text{ V}, V_{(GATE)} - V_{(A)} = 5 \text{ V}$	14	26	39	μA
R _{GATE}	GATE pulldown resistance	$V_{(A)} - V_{(C)} = -20 \text{ mV},$ $V_{(GATE)} - V_{(A)} = 100 \text{ mV}$		1.2		Ω
BOOST REGULA	ATOR CHARGE PUMP					
V _(CAP) – V _(c) Boost output rising threshold Hysteresis			13	15.5	V	
V(CAP) - V(c)	Hysteresis			1.1		V
I _(CAP)	Boost load capacity	$V_{(CAP)} - V_{(VS)} = 7.5 \text{ V}$		29		mA
Lavo	Peak inductor current limit threshold	V _(VS) = 12 V	110	140	170	A
I(LX)	Peak inductor current limit threshold	V _(VS) = 3 V				mA
R _(LX)	Low side switch On-Resistance		1.3	2.7	5.1	Ω
BATTERY SENS	ING (VSNS, SW) AND OVER VOLTAGE	DETECTION (OVP, PD)	1			
R _(SW)	Battery sensing disconnect switch resistance		104	226	430	Ω
V _(OVR)	Overvoltage threshold input, rising		1.13	1.231	1.33	V
V _(OVF)	Overvoltage threshold input, falling		1.03	1.125	1.215	V
V _(OV_Hys)	OV Hysteresis			110		mV
I _(OV)	OV Input leakage current	0 V < V _(OV) < 5 V		50	110	nA
I _(PD_SRC)	Pullup current	3V < V _S < 65V	43	50	60	μΑ
1	Peak Pulldown current	V 5 V	55	88	117	4
I(PD_SINK)	DC Pulldown current	$V_{(OV)} > V_{(OVR)}$	7	1.1 29 140 170 210 2.7 5.1 226 430 1.231 1.33 1.125 1.215 110 50 110 50 60	mA	
CATHODE						
	CATHODE sink sument	V _(A) = 12 V, V _(A) – V _(C) = –100 mV		9.4	15	
(GATE) RGATE BOOST REGULA V(CAP) - V(c) (CAP) (LX) R(LX) BATTERY SENS R(SW) V(OVF) V(OVF) V(OV_Hys) (OV) (PD_SRC)	CATHODE sink current	$V_{(A)} = -14 \text{ V}, V_{(C)} = 14 \text{ V}$		10.6	18	μA


6.6 Switching Characteristics

 $T_J = -40$ °C to +125°C; typical values at $T_J = 25$ °C, $V_{(A)} = V_{(VS)} = 12$ V, $C_{(CAP)} = 1$ μ F, $V_{(EN)} = 2$ V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{A_POR(DLY)}	A (low to high) to GATE Turn-On delay	$V_{(A)} \uparrow V_{(A_POR)}$ to $V_{(GATE-A)} > 5V$, $C_{(GATE-A)} = 10$ nF			200	
t _{Reverse delay}	Reverse voltage detection to Gate Turn-Off delay	$V_{(A)} - V_{(C)} = +30 \text{ mV to } -100$ mV, $V_{(GATE-A)} < 1V$, $C_{(GATE-A)} = 10 \text{ nF}$		0.47	0.81	
t _{Forward recovery}	Forward voltage detection to Gate Turn- On delay	$V_{(A)} - V_{(C)} = -100 \text{ mV to } 700$ mV, $V_{(GATE-A)} > 5V$, $C_{(GATE-A)} = 10 \text{ nF}$		1.9	2.9	μs
t _{EN_OFF(DLY)PD}	EN to PD Delay	EN ↓ to PD ↓		6.5	12	
t _{OV_OFF(DLY)PD}	OV to PD Deglitch	OV ↑ to PD ↓		0.9	1.5	
t _{PD_Pk}	Peak Pulldown duration	$I_{(PD_SINK,Pk)}$ ↑ to $I_{(PD_SINK,DC)}$ ↓	11	38	65	


Product Folder Links: LM74721-Q1

6.7 Typical Characteristics






6.7 Typical Characteristics (continued)





6.7 Typical Characteristics (continued)





7 Parameter Measurement Information








図 7-1. Timing Waveforms

8 Detailed Description


8.1 Overview

The LM74721-Q1 ideal diode controller drives and controls external N-Channel MOSFET to emulate an ideal diode rectifier. The wide input supply of 3 V to 65 V allows protection and control of 12-V automotive battery powered ECUs. IQ during operation (EN = High) is < 35 μ A and < 3.3 μ A during shutdown mode (EN = Low). The device can withstand and protect the loads from negative supply voltages down to -33-V DC. Integrated VDS clamp feature enables input TVS less system designs for automotive ISO7637 pulse suppression. An integrated ideal diode controller (GATE) drives the first MOSFET to replace a Schottky diode for reverse input protection and output voltage holdup. A strong 30-mA boost regulator and short turn ON and turn OFF delay times of comparator ensures fast transient response, ensuring robust and efficient MOSFET switching performance during automotive testing, such as ISO16750 or LV124, where an ECU is subjected to input short interruptions and AC superimpose input signals up to 100-kHz frequency.

The LM74721-Q1 controls the GATE of the MOSFET to regulate the forward voltage drop at 17 mV. The linear regulation scheme in these devices enables graceful control of the GATE voltage and turns off of the MOSFET during a reverse current event and ensures zero DC reverse current flow.

Low quiescent current (< $35 \mu A$) in operation enables always ON system designs. With a second MOSFET in the power path, the device allows load disconnect control using EN pin. Quiescent current reduces to < $3.3 \mu A$ with EN low.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Reverse Battery Protection (A, C, GATE)

A, C, GATE comprises of ideal diode stage. Connect the Source of the external MOSFET to A, Drain to C and Gate to GATE pin. The LM74721-Q1 has integrated reverse input protection down to –33 V.

In LM74721-Q1 the voltage drop across the MOSFET is continuously monitored between the A and C pins, and the GATE to A voltage is adjusted as needed to regulate the forward voltage drop at 17 mV (typical) for LM74721-Q1. This closed loop regulation scheme enables graceful turn-off of the MOSFET during a reverse

current event and ensures zero DC reverse current flow. This scheme ensures robust performance during slow input voltage ramp down tests. Along with the linear regulation amplifier scheme, the LM74721-Q1 also integrates a fast reverse voltage comparator. When the voltage drop across A and C reaches $V_{(AC_REV)}$ threshold, then the GATE goes low within 0.5 μ s (typical). This fast reverse voltage comparator scheme ensures robust performance during fast input voltage ramp down tests such as input micro-shorts. The external MOSFET is turned ON back when the voltage across A and C hits $V_{(AC_FWD)}$ threshold within 1.9 μ s (typical) for LM74721-Q1. For ideal diode only designs, connect LM74721-Q1 as shown in \mathbb{Z} 8-1




図 8-1. Configuring LM74721-Q1 for Ideal Diode Only

8.3.1.1 Input TVS Less Operation: VDS Clamp

The LM74721-Q1 features an integrated VDS clamp that operates the external MOSFET as an active clamp to dissipate the automotive ISO7637 pulse 1 transient.

When the ISO7637 pulse 1 is applied at the input:

- The GATE goes low and turns OFF the MOSFET after the voltage drop across A and C reaches V_(AC_REV) threshold.
- After the voltage across Drain and Source of the MOSFET reaches V_{CLAMP} level (34-V minimum), it is turned ON back in saturation, operating as an active clamp and dissipates the ISO7637 pulse 1 energy.

8-2 shows circuit operation during ISO7637 pulse 1.

Note that the reverse current flows from V_{OUT} back to input during the ISO7637 pulse 1 test dropping the V_{OUT} . The output filter must be designed to ensure that VOUT does not go negative during ISO7637 pulse 1 test. For all the other ISO7637 pulses that is pulse 2a, 2b, 3a, 3b, the input and output filter components suppress these pulses.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




図 8-2. LM74721-Q1 Ideal Diode Circuit Operation During ISO7637 Pulse 1

8.3.2 Load Disconnect Switch Control (PD)

The PD pin provides a 50-µA drive and 88-mA peak pulldown strength for the load disconnect switch stage. Connect the Gate of the FET to PD pin. Place a 18-V Zener (Dz) across the FET gate and source.

For inrush current limiting, connect C_{dVdT} capacitor and R_1 as shown in \boxtimes 8-3.




図 8-3. Inrush Current Limiting

The C_{dVdT} capacitor is required for slowing down the PD voltage ramp during power up for inrush current limiting. Use $\not \equiv 1$ to calculate C_{dVdT} capacitance value.

$$C_{(dVdT)} = \frac{I_{PD_DRV} \times C_{OUT}}{I_{INRUSH}}$$
(1)

where I_{PD_DRV} is 50 μA (typical), I_{INRUSH} is the inrush current, and C_{OUT} is the output load capacitance. An extra resistor, R_1 , in series with the C_{dVdT} capacitor improves the turn-off time.

PD is pulled low during the following conditions:

- During an OV event with the OV pin voltage rising above the V_(OVR) threshold
- When the EN pin is pulled low with $V_{(EN)}$ driven lower than $V_{(EN \ IL)}$ level
- When the voltage at VS pin drops below the V_(VS POR) falling threshold

During these conditions, the FET Q1 turns OFF with its GATE connected to its SOURCE terminal through the external Zener (Dz).

Use 式 2 to calculate the peak power dissipated in the LM74721-Q1 at the instance of PD pulldown.

$$P_{PD_peak} = V_{OUT} \times I_{PD_SINK}$$
 (2)

where

I_{PDSINK peak} is the peak sink current of 88 mA (typical)

In the system designs with input voltage above 48 V, TI recommends to place a resistor, R_{PD} , in series with the PD pin as shown in \boxtimes 8-3. The peak power dissipation during the pulldown events gets distributed in R_{PD} and the internal PD switch. A resistor value in the range of 270 Ω to 330 Ω can be selected to limit the device power dissipation within the safe limits.

8.3.3 Overvoltage Protection and Battery Voltage Sensing (VSNS, SW, OV)

A disconnect switch is integrated between VSNS and SW pins. This switch is turned OFF when EN pin is pulled low. This action helps to reduce the leakage current through the resistor divider network during system shutdown state (IGN_OFF state).

Connect a resistor ladder as shown in \boxtimes 8-4 for battery voltage sensing and overvoltage threshold programming.




図 8-4. Programming Overvoltage Threshold and Battery Voltage Sensing

8.3.4 Boost Regulator

The LM74721-Q1 integrates a boost converter to provide voltage necessary to drive the external N-channel MOSFETs for the ideal diode and the load disconnect stages. The boost converter uses hysteretic mode control scheme for the output voltage (V_{CAP} - V_{VS}) regulation along with the constant peak inductor current limit (I_{LX}). When the CAP-VS voltage is below its nominal value of typically 11.9 V, the low side switch of the boost is turned on and the inductor current rises with the slope of VS/L approximately. After the current hits the limit of 140 mA (typical), then the low side switch is turned off and the inductor current discharges to the output till it reaches zero. The low side switch is turned on again and the switching cycle repeats until the CAP-VS voltage has risen above the boost rising threshold of 13 V (typical). After this threshold level is reached, the boost converter switching is turned OFF to reduce the quiescent current.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.tij.co.jp

For the boost converter to be enabled, the EN pin voltage must be above the specified input high threshold, V_(ENR). The boost converter has a maximum output load capacity of 30-mA typical. If EN pin is pulled low, then the boost converter remains disabled.

8.4 Shutdown Mode

The LM74721-Q1 enters shutdown mode when the EN pin voltage is below the specified input low threshold, V_(EN IL). Both the gate drivers (GATE and PD) and the boost regulator are disabled in shutdown mode. During shutdown mode, the LM74721-Q1 enters low IQ operation with a total input quiescent consumption of 2 μA (typical).



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

LM74721-Q1 controls two N-channel power MOSFETs with GATE used to control diode MOSFET to emulate an ideal diode and PD controlling second MOSFET for power path cutoff when disabled or during an overvoltage protection and provide inrush current limiting. IQ during operation (EN = High) is < 35 μ A and < 3.3 μ A during shutdown mode (EN = Low). LM74721-Q1 can be placed into low quiescent current mode using EN = low, where both GATE and PD are turned OFF.

9.2 Typical 12-V Reverse Battery Protection Application

☑ 9-1 shows a typical application circuit of LM74721-Q1 configured to provide TVS less reverse battery protection.




図 9-1. Typical Application Circuit for 12-V TVS-less Reverse Battery Protection

9.2.1 Design Requirements for 12-V Battery Protection

表 9-1 lists the system design requirements.

表 9-1. Design Parameters – 12-V Reverse Battery Protection and Overvoltage Protection

DESIGN PARAMETER	EXAMPLE VALUE				
Operating input voltage range	12-V battery, 12-V nominal with 3.2-V cold crank and 35-V load dump				
Output power	50 W				
Output current range	4-A nominal, 5-A maximum				
Input capacitance	0.1-μF minimum				
Output capacitance	220 μF × 3				
AC super imposed test	2-V peak-peak, 30 kHz (maximum)				

Product Folder Links: LM74721-Q1

表 9-1. Design Parameters – 12-V Reverse Battery Protection and Overvoltage Protection (continued)

DESIGN PARAMETER	EXAMPLE VALUE			
Automotive transient immunity compliance	ISO 7637-2 with pulse 1 maximum level of –100-V peak level and 10-Ω generator impedance, ISO 16750-2 and LV124			

9.2.2 Detailed Design Procedure

9.2.2.1 Boost Converter Components (C2, C3, L1)

Place a minimum of a 1- μ F capacitor across drain of the FET to GND (C2) and across CAP pin of LM74721-Q1 to drain of the FET (C3). Use a 100- μ H inductor (L1) with saturation current rating > 175 mA. Example: XPL2010-104ML from coil craft.

9.2.2.2 Input and Output Capacitance

TI recommends a minimum input capacitance C1 of 1 µF and output capacitance C_{OUT} of 0.1 µF.

9.2.2.3 Hold-Up Capacitance

Usually bulk capacitors are placed on the output due to various reasons, such as uninterrupted operation during power interruption or micro-short at the input, hold-up requirements for doing a memory dump before turning of the module and filtering requirements as well. This design considers minimum bulk capacitors requirements for meeting functional status "A" during LV124 E10 test case 2 100-µs input interruption. To achieve functional pass status A, acceptable voltage droop in the output of LM74721-Q1 is based on the UVLO settings of downstream DC/DC converters. For this design, 1-V drop in output voltage for 100 µs is considered and the minimum hold-up capacitance required is calculated by:

$$\frac{C_{(HOLD_UP_MIN)} = \frac{I_{LOAD_MAX} \times 100\mu s}{dV_{OUT}}$$
(3)

Minimum hold-up capacitance required for 1-V drop in 100 μ s is 500 μ F. 3 × 220- μ F electrolytic capacitors are selected.

Also during ISO7637-2 pulse 1 transient event, LM74721-Q1 operates external MOSFET in active clamp mode, allowing reverse current to flow from output to back to the input source. The output hold-up capacitor also ensures output voltage does not swing negative when device is operating VDS clamp mode.

9.2.2.4 MOSFET Selection: Q1

For selecting the blocking MOSFET Q1, important electrical parameters are the maximum continuous drain current ID, the maximum drain-to-source voltage $VDS_{(MAX)}$, the maximum drain-to-source voltage $VGS_{(MAX)}$, Safe Operating Area (SOA), the maximum source current through body diode and the drain-to-source ON resistance $R_{DS(ON)}$.

The maximum continuous drain current (ID) rating must exceed the maximum continuous load current.

To reduce the MOSFET conduction losses, MOSFET with the lowest possible $R_{DS(ON)}$ is preferred, but selecting a MOSFET based on low $R_{DS(ON)}$ cannot be beneficial always. Higher $R_{DS(ON)}$ provides increased voltage information to LM74721-Q1 reverse current comparator at a lower reverse current. Reverse current detection is better with increased $R_{DS(ON)}$. Choosing a MOSFET with forward voltage drop of less than 50 mV at maximum current is a good starting point.

The maximum drain-to-source voltage, $VDS_{(MAX)}$, must be high enough to withstand the highest differential voltage seen in the application. With LM74721-Q1, the maximum differential voltage across the MOSFET is V_{CLAMP} (maximum) of 43 V. TI recommends a minimum of 60-V VDS rated. This includes all the automotive transient events and any anticipated fault conditions.

During the ISO7637 pulse 1, the maximum VDS seen by the external MOSFET Q1 is VDS_{CLAMP (max)} that is 43 V. Use \pm 4 to calculate the peak current during ISO7637-2 pulse 1.

$$I_{ISO PEAK} = (V_{ISO} + V_{OUT} - VDS_{CLAMP(max)}) / R_{S}$$
(4)

Where

- V_{ISO} is the negative peak of the ISO7637-2 pulse 1
- ullet V_{OUT} is the initial level of the VBATT before ISO pulse is applied
- VDS_{CLAMP} is maximum VCLAMP threshold of LM74721-Q1
- R_S is the ISO7637 pulse generator input impedance (10 Ω)

For ISO7637-2 pulse 1 with amplitude of -100 V, V_{OUT} nominal voltage of 13.5 V the peak current seen by MOSFET Q1 comes around 7 A.

The current profile tapers down from 7 A to 0 A from the peak of 7 A as shown in \boxtimes 9-5. The resulting average current (I_{ISO_AVG}) can be approximated as one third of the peak current that is around 2.4 A. The VDS clamp operation lasts for about 1 ms (maximum). Selecting a MOSFET with SOA characteristics covering the load line of 43 V which can support drain current greater than (I_{ISO_PEAK} / 2) for 1 ms is a good starting point. For this particular design example, MOSFET which can support greater than 3.5 A of drain current at 43-V V_{DS} on SoA curve is suitable.

☑ 9-2 shows typical SoA characteristics plot highlighting maximum drain current supported by the MOSFET for the duration of 1 ms. MOSFET data sheet SoA curves are typically plotted at ambient temperature, so consider sufficient margin over MOSFET parameters calculated values to ensure safe operation over desired operating temperature range.




図 9-2. Typical MOSFET SoA Characteristics

As external MOSFET dissipates ISO7637-2 pulse 1 energy, a special attention must be given while calculating maximum power dissipation and effective temperature rise. Use \pm 5 to calculate an average power dissipation across the MOSFET.

$$P_{D_AVG} = VDS_{CLAMP(max)} \times I_{ISO_AVG}$$
 (5)

For given design example, average power dissipation comes around.

$$P_{D_AVG} = 43 \text{ V} \times 2.4 \text{ A} = 103.2 \text{ W}$$
 (6)

Typical ISO7637-2 pulse 1 transient lasts for 2 ms with total time period of 200 ms between two consecutive pulses (duty cycle of 1%). The effective temperature rise due to power dissipation across MOSFET during

ISO7637-2 pulse 1 event can be calculated by looking at transient thermal impedance curve in a MOSFET data sheet. \boxtimes 9-3 shows an example of how to estimate transient thermal impedance of a MOSFET for ISO7637-2 pulse 1 event.





図 9-3. Typical MOSFET Transient Thermal Impedance

The maximum V_{GS} LM74721-Q1 can drive is 13.9 V, so a MOSFET with 15-V minimum V_{GS} rating must be selected.

Based on the design requirements and MOSFET selection criteria BUK7Y4R8-60E, SQJ460AEP, STL130N6F7 are some of the 60-V MOSFET options that can be selected.



9.2.3 Application Curves






9.3 What to Do and What Not to Do

Leave the exposed pad (RTN) of the IC floating. Do not connect the exposed pad to the GND plane. Connecting RTN to GND disables the reverse polarity protection feature.

10 Power Supply Recommendations

10.1 Transient Protection

When the MOSFET is turned OFF during conditions such as reverse current blocking in the system designs where there is an output C-L-C filter (for EMI filtering) as shown in \boxtimes 10-1, the voltage across C_{OUT} can swing negative based on the values of L_2 , C_{OUT} and the initial reverse current in L_2 before the MOSFET turns OFF. Use a low VF Schottky diode D_1 across C_{OUT} to GND and place a R-C filter with 100 Ω and 0.1 μ F at Vs pin, ensuring the device pins does not exceed the *Absolute Maximum Ratings*.



^{*} Optional components needed for suppression of transients

図 10-1. Circuit Implementation with Optional Protection Components for LM74721-Q1

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

- Connect A, GATE and C pins of LM74721-Q1 close to the MOSFET SOURCE, GATE and DRAIN pins for the ideal diode stage, c.
- Use thick and short traces for source and drain of the MOSFET to minimize resistive losses because the high current path of for this solution is through the MOSFET.
- Have the PowerPAD™ integrated circuit package (exposed pad) of the MOSFET soldered directly to the top plane for best thermal performance. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking. Thermal considerations: during the VDS clamp operation, the MOSFET acts as an active clamp with pulse power dissipation.
- Connect the GATE pin of the LM74721-Q1 to the MOSFET GATE with short trace.
- Minimize the loops formed by capacitor across CAP pin and DRAIN of the FET and C3 to GND by placing
 these capacitors as close as possible. Keep the GND side of the C3 capacitor close to GND pin of LM74721Q1. Boost converter switching currents flow into LX, CAP, GND pins and C3 (across DRAIN of the FET to
 GND).
- Place transient suppression components like output Schottky close to C pin of LM74721-Q1.

11.2 Layout Example




図 11-1. LM74721-Q1 Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.3 Trademarks

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 16-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM74721QDRRRQ1	ACTIVE	WSON	DRR	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	L74721	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated