













LMR10515

JAJSHJ7D -OCTOBER 2011-REVISED JUNE 2019

# LMR10515 5.5V<sub>IN</sub>、1.5A 降圧型電圧レギュレータ、SOT-23 および WSON パッケージ

#### 1 特長

- 3V~5.5Vの入力電圧範囲
- 0.6V~4.5V の出力電圧範囲
- 最大 1.5A の出力電流
- スイッチング周波数: 1.6MHz (LMR10515X)、 3MHz (LMR10515Y)
- 低いシャットダウン Io: 30nA (標準値)
- 内部ソフト・スタート
- 内部補償
- 電流モード PWM 動作
- サーマル・シャットダウン
- 小型ソリューションでシステム・コストを低減
- SOT-23 (2.92 x 2.84 x 1mm) および WSON (3 x 3 x 0.8mm) パッケージ
- WEBENCH<sup>®</sup> Power Designer により、LMR10515 を使用するカスタム設計を作成

#### 2 アプリケーション

- 3.3Vおよび5Vレールからのポイント・オブ・ロード(POL)変換
- スペースの制約が厳しいアプリケーション
- バッテリ駆動の機器
- 産業用分散電源アプリケーション
- パワー・メーター
- 携帯用ハンドヘルド計測器

#### 3 概要

LMR10515 レギュレータは、5 ピン SOT-23 および 6 ピ ン WSON パッケージのモノリシック高周波数 PWM 降圧 型 DC/DC コンバータです。ローカルでの DC/DC 変換 に必要なアクティブ機能をすべて内蔵し、高速過渡応答と 正確なレギュレーションを、極めて小さな PCB 面積で実 現しています。LMR10515 は必要な外付け部品が最小 限であるため、簡単に使用できます。内蔵の  $130m\Omega$ PMOS スイッチで 1.5A の負荷を駆動できるため、電力密 度を最大限に高めることができます。世界最先端の制御 回路により最小 30ns のオン時間を実現できるため、 3V~5.5V の入力動作範囲全体を最低出力電圧 0.6V ま で非常に高い周波数で変換できます。LMR10515 は内 部で補償されているため、使いやすく、外付け部品はほと んど不要です。スイッチング周波数は内部で 1.6MHz ま たは 3MHz に設定されており、超小型の表面実装インダ クタとチップ・コンデンサを使用できます。 動作周波数が高 いにもかかわらず、最高 93% の高い効率を簡単に実現 できます。外部からのシャットダウン機能を備えており、ス タンバイ電流が 30nA と非常に低くなっています。


LMR10515 は電流モード制御と内部補償を活用し、広範な動作条件にわたって高性能のレギュレーションを行います。追加機能として、内部ソフトスタート回路による突入電流の低減、パルス単位の電流制限、サーマル・シャットダウン、出力過電圧保護が搭載されています。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)		
LMD40545	SOT-23 (5)	2.90mm×1.60mm		
LMR10515	WSON (6)	3.00mm×3.00mm		

(1) 提供されているすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### アプリケーション概略図





	٠,
П	$\mathcal{I}$

1	特長1	9	Application and Implementation	13
2	アプリケーション1		9.1 Application Information	
3	概要1		9.2 Typical Application	13
4	改訂履歴	10	_	
5	概要(続き)		10.1 Layout Guidelines	21
6	Pin Configuration and Functions 4		10.2 Layout Example	21
7	Specifications5		10.3 Thermal Definitions	21
•	7.1 Absolute Maximum Ratings		10.4 WSON Package	23
	7.2 Recommended Operating Ratings	11	デバイスおよびドキュメントのサポート	24
	7.3 Electrical Characteristics		11.1 デバイス・サポート	24
	7.4 Typical Characteristics		11.2 ドキュメントの更新通知を受け取る方法	
8	Detailed Description		11.3 コミュニティ・リソース	24
•	8.1 Overview		11.4 商標	24
	8.2 Functional Block Diagram		11.5 静電気放電に関する注意事項	24
	8.3 Feature Description		11.6 Glossary	<u>2</u> 4
	0.3 Feature Description	12	メカニカル、パッケージ、および注文情報	25

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision C (April 2013) から Revision D に変更	Page
• 編集上の変更のみ、WEBENCH へのリンクを追加、リファレンス・デザインのナビゲーション・アイコンを上端に追加	1
Revision B (April 2013) から Revision C に変更	Page
<ul><li>ナショナル ヤミコンダクターのデータシートのレイアウトを TI フォーマットに 変更</li></ul>	1




# 5 概要(続き)

LMR10515 は内部で補償されているため、使いやすく、外付け部品はほとんど不要です。スイッチング周波数は内部で 1.6MHz または 3MHz に設定されており、超小型の表面実装インダクタとチップ・コンデンサを使用できます。動作周波数 が高いにもかかわらず、最高 93% の高い効率を簡単に実現できます。外部からのシャットダウン機能を備えており、スタン バイ電流が 30nA と非常に低くなっています。LMR10515 は電流モード制御と内部補償を活用し、広範な動作条件にわたって高性能のレギュレーションを行います。追加機能として、内部ソフトスタート回路による突入電流の低減、パルス単位の電流制限、サーマル・シャットダウン、出力過電圧保護が搭載されています。



# 6 Pin Configuration and Functions





Pin Description: 5-Pin SOT-23

PIN		DESCRIPTION					
NO.	NAME	DESCRIPTION					
1	SW	Switch node. Connect to the inductor and catch diode.					
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.					
3	FB	Feedback pin. Connect to external resistor divider to set output voltage.					
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than $V_{IN}$ + 0.3 V.					
5	VIN	Input supply voltage.					

## **Pin Descriptions 6-Pin WSON**

	PIN	DESCRIPTION						
NO.	NAME	DESCRIPTION						
1	FB	Feedback pin. Connect to external resistor divider to set output voltage.						
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.						
3	SW	Switch node. Connect to the inductor and catch diode.						
4	VIND	Power Input supply.						
5	VINA	Control circuitry supply voltage. Connect VINA to VIND on PC board.						
6	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VINA + 0.3 V.						
DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.						



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

VIN	-0.5V to 7V
FB Voltage	-0.5V to 3V
EN Voltage	-0.5V to 7V
SW Voltage	-0.5V to 7V
ESD Susceptibility	2kV
Junction Temperature <sup>(3)</sup>	150°C
Storage Temperature	−65°C to +150°C
Soldering Information	
For soldering specifications: http://www.ti.com/lit/SNOA549C	

<sup>(1)</sup> Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Range indicates conditions for which the device is intended to be functional, but does not ensure specfic performance limits. For ensured specifications and test conditions, see *Electrical Characteristics*.

#### 7.2 Recommended Operating Ratings

VIN	3V to 5.5V
Junction Temperature	−40°C to +125°C

If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications

Thermal shutdown occurs if the junction temperature exceeds the maximum junction temperature of the device.



#### 7.3 Electrical Characteristics

VIN = 5V unless otherwise indicated under the **conditions** column. Limits in standard type are for  $T_J$  = 25°C only; limits in **boldface type** apply over the junction temperature ( $T_J$ ) range of -40°C to +125°C. Minimum and maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>FB</sub>	Feedback Voltage		0.588	0.600	0.612	V	
$\Delta V_{FB}/V_{IN}$	Feedback Voltage Line Regulation	$V_{IN} = 3V$ to $5V$		0.02		%/V	
I <sub>B</sub>	Feedback Input Bias Current			0.1	100	nA	
	Hadamaka wa Lashaut	V <sub>IN</sub> Rising		2.73	2.90	V	
UVLO	Undervoltage Lockout	V <sub>IN</sub> Falling	1.85	2.3			
	UVLO Hysteresis			0.43		V	
-	Conitability Francisco	LMR10515-X	1.2	1.6	1.95	N 41 1-	
$F_{SW}$	Switching Frequency	LMR10515-Y	2.25	3.0	3.75	MHz	
5	Mariana Bata Carla	LMR10515-X	86	94		0/	
$D_{MAX}$	Maximum Duty Cycle	LMR10515-Y	82	90		%	
5	Minimum Data Quala	LMR10515-X		5		%	
$D_{MIN}$	Minimum Duty Cycle	LMR10515-Y		7			
Б	Outlieb On Bestidense	WSON Package		150		0	
R <sub>DS(ON)</sub>	Switch On Resistance	SOT-23 Package		130	195	mΩ	
I <sub>CL</sub>	Switch Current Limit	V <sub>IN</sub> = 3.3V	1.8	2.5		Α	
Shutdown Threshold Voltage					0.4		
$V_{EN\_TH}$	Enable Threshold Voltage		1.8			V	
I <sub>SW</sub>	Switch Leakage			100		nA	
I <sub>EN</sub>	Enable Pin Current	Sink/Source		100		nA	
	Outros and Comment (auditable a)	LMR10515X V <sub>FB</sub> = 0.55		3.3	5	mA	
$I_Q$	Quiescent Current (switching)	LMR10515Y V <sub>FB</sub> = 0.55		4.3	6.5		
	Quiescent Current (shutdown)	All Options V <sub>EN</sub> = 0V		30		nA	
0	Junction to Ambient	WSON Package		80		00.44	
$\theta_{\sf JA}$	0 LFPM Air Flow <sup>(3)</sup>	SOT-23 Package		118		°C/W	
0	lunation to Con-	WSON Package		18		00.44	
$\theta_{\sf JC}$	Junction to Case	SOT-23 Package		80		°C/M	
T <sub>SD</sub>	Thermal Shutdown Temperature			165		°C	

<sup>(1)</sup> Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Tl's Average Outgoing Quality Level (AOQL).


<sup>(2)</sup> Typical numbers are at 25°C and represent the most likely parametric norm.

<sup>(3)</sup> Applies for packages soldered directly onto a 3-inch x 3-inch PC board with 2 oz. copper on 4 layers in still air.



#### 7.4 Typical Characteristics


Unless stated otherwise, all curves taken at  $V_{IN}$  = 5 V with configuration in typical application circuit shown in Figure 15.  $T_{J}$  = 25°C, unless otherwise specified.



# TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**

Unless stated otherwise, all curves taken at  $V_{IN}$  = 5 V with configuration in typical application circuit shown in Figure 15.  $T_{J}$  = 25°C, unless otherwise specified.







Figure 7. RD<sub>SON</sub> vs Temperature (WSON Package)









Figure 9. LMR10510X I<sub>Q</sub> (Quiescent Current)

Figure 10. LMR10515Y I<sub>Q</sub> (Quiescent Current)







Figure 11. V<sub>FB</sub> vs Temperature

Figure 12. Gain vs Frequency



# **Typical Characteristics (continued)**

Unless stated otherwise, all curves taken at  $V_{IN}$  = 5 V with configuration in typical application circuit shown in Figure 15.  $T_{J}$  = 25°C, unless otherwise specified.





#### 8 Detailed Description

#### 8.1 Overview

The following operating description of the LMR10515 refers to *Functional Block Diagram* and to the waveforms in Figure 14. The LMR10515 supplies a regulated output voltage by switching the internal PMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal PMOS control switch. During this on-time, the SW pin voltage  $(V_{SW})$  swings up to approximately  $V_{IN}$ , and the inductor current  $(I_L)$  increases with a linear slope.  $I_L$  is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and  $V_{REF}$ . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through the Schottky catch diode, which forces the SW pin to swing below ground by the forward voltage  $(V_D)$  of the Schottky catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.





Figure 14. Typical Waveforms



# 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Soft-Start

This function forces  $V_{OUT}$  to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0 V to its nominal value of 0.6 V in approximately 600  $\mu$ s. This forces the regulator output to ramp up in a controlled fashion, which helps reduce inrush current.

#### 8.3.2 Output Overvoltage Protection

The over-voltage comparator compares the FB pin voltage to a voltage that is 15% higher than the internal reference  $V_{REF}$ . Once the FB pin voltage goes 15% above the internal reference, the internal PMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

#### 8.3.3 Undervoltage Lockout

Under-voltage lockout (UVLO) prevents the LMR10515 from operating until the input voltage exceeds 2.73 V (typical). The UVLO threshold has approximately 430 mV of hysteresis, so the part will operate until  $V_{IN}$  drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if  $V_{IN}$  is non-monotonic.

#### 8.3.4 Current Limit

The LMR10515 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 2.5A (typical), and turns off the switch until the next switching cycle begins.

#### 8.3.5 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The LMR10515 is internally compensated, so it is simple to use and requires few external components. The regulator has a preset switching frequency of 1.6 MHz or 3 MHz. This high frequency allows the LMR10515 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space

#### 9.2 Typical Application




Figure 15. Typical Application Schematic

#### 9.2.1 Detailed Design Procedure

#### 9.2.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR10515 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 9.2.1.2 Inductor Selection

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V<sub>IN</sub>):

$$D = \frac{V_{OUT}}{V_{IN}}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal PMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:



$$D = \frac{V_{OUT} + V_{D}}{V_{IN} + V_{D} - V_{SW}}$$

V<sub>SW</sub> can be approximated by:

$$V_{SW} = I_{OUT} \times R_{DSON}$$

The diode forward drop  $(V_D)$  can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower the  $V_D$ , the higher the operating efficiency of the converter. The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current.

One must ensure that the minimum current limit (1.8A) is not exceeded, so the peak current in the inductor must be calculated. The peak current ( $I_{LPK}$ ) in the inductor is calculated by:

$$I_{IPK} = I_{OUT} + \Delta i_{I}$$




Figure 16. Inductor Current

$$\frac{V_{\text{IN}} - V_{\text{OUT}}}{L} = \frac{2\Delta i_L}{DT_S}$$

In general,

$$\Delta i_L = 0.1 \times (I_{OUT}) \rightarrow 0.2 \times (I_{OUT})$$

If  $\Delta i_L = 20\%$  of 1.50A, the peak current in the inductor will be 1.8 A. The minimum specified current limit over all operating conditions is 1.8 A. One can either reduce  $\Delta i_L$ , or make the engineering judgment that zero margin will be safe enough. The typical current limit is 2.5 A.

The LMR10515 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the Output Capacitor section for more details on calculating output voltage ripple. Now that the ripple current is determined, the inductance is calculated by:

$$L = \left(\frac{DT_{S}}{2\Delta i_{I}}\right) \times (V_{IN} - V_{OUT})$$

where

$$T_S = \frac{1}{f_S}$$

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 1 A, and the peak current is 1.25 A, then the inductor should be specified with a saturation current limit of > 1.25 A. There is no need to specify the saturation or peak current of the inductor at the 2.5-A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR10515, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (R<sub>DCR</sub>) will provide better operating efficiency. For recommended inductors see Example Circuits.



#### 9.2.1.3 Input Capacitor

An input capacitor is necessary to ensure that  $V_{IN}$  does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and equivalent series inductance (ESL). The recommended input capacitance is 22  $\mu$ F. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating ( $I_{RMS-IN}$ ) must be greater than:

$$I_{RMS\_IN} \sqrt{D \left[I_{OUT}^2 (1-D) + \frac{\Delta i^2}{3}\right]}$$

Neglecting inductor ripple simplifies t to:

$$I_{RMS\_IN} = I_{OUT} x \sqrt{D(1 - D)}$$

It can be shown from the above equation that maximum RMS capacitor current occurs when D = 0.5. Always calculate the RMS at the point where the duty cycle D is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR10515, leaded capacitors may have an ESL so large that the resulting impedance  $(2\pi fL)$  will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended.

Sanyo POSCAP, Tantalum or Niobium, Panasonic SP, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R type capacitors due to their tolerance and temperature characteristics. Consult capacitor manufacturer datasheets to see how rated capacitance varies over operating conditions.

#### 9.2.1.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{OUT} = \Delta I_L \left( R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}} \right)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and  $90^{\circ}$  phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR10515, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum of  $22~\mu\text{F}$  of output capacitance. Capacitance often, but not always, can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R types.

#### 9.2.1.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_{OUT} \times (1-D)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency, choose a Schottky diode with a low forward voltage drop.



#### 9.2.1.6 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between  $V_O$  and the FB pin. A good value for R2 is 10 k. When designing a unity gain converter  $(V_{OUT} = 0.6 \text{ V})$ , R1 should be between 0  $\Omega$  and 100  $\Omega$ , and R2 must be equal or greater than 1 0k $\Omega$ .

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) x R2$$

$$V_{RFF} = 0.60V$$

#### 9.2.1.7 Calculating Efficiency, And Junction Temperature

The complete LMR10515 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

Or

$$\eta = \frac{P_{\text{OUT}}}{P_{\text{OUT}} + P_{\text{LOSS}}}$$

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P<sub>LOSS</sub>) is the sum of two basic types of losses in the converter: switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V<sub>SW</sub> is the voltage drop across the internal PFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DSON}$$

 $V_D$  is the forward voltage drop across the Schottky catch diode. It can be obtained from the diode manufactures Electrical Characteristics section. If the voltage drop across the inductor  $(V_{DCR})$  is accounted for, the equation becomes:

$$D = \frac{V_{OUT} + V_D + V_{DCR}}{V_{IN} + V_D + V_{DCR} - V_{SW}}$$

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

$$P_{DIODE} = V_D \times I_{OLIT} \times (1-D)$$

Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky diode that has a low forward voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{IND} = I_{OUT}^2 \times R_{DCR}$$

The LMR10515 conduction loss is mainly associated with the internal PFET:

$$P_{COND} = (I_{OUT}^2 \times D) \left( 1 + \frac{1}{3} \times \left( \frac{\Delta i_L}{I_{OUT}} \right)^2 \right) R_{DSON}$$

If the inductor ripple current is fairly small, the conduction losses can be simplified to:

$$P_{COND} = I_{OUT}^2 \times R_{DSON} \times D$$



Switching losses are also associated with the internal PFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

Switching Power Loss is calculated as follows:

$$\begin{split} P_{SWR} &= 1/2 (V_{IN} \times I_{OUT} \times F_{SW} \times T_{RISE}) \\ P_{SWF} &= 1/2 (V_{IN} \times I_{OUT} \times F_{SW} \times T_{FALL}) \\ P_{SW} &= P_{SWR} + P_{SWF} \end{split}$$

Another loss is the power required for operation of the internal circuitry:

$$P_Q = I_Q \times V_{IN}$$

I<sub>O</sub> is the quiescent operating current, and is typically around 3.3 mA for the 1.6 MHz frequency option.

Typical Application power losses are:

**Table 1. Power Loss Tabulation** 


V <sub>IN</sub>	5 V		
V <sub>OUT</sub>	3.3 V	P <sub>OUT</sub>	4.125 W
l <sub>OUT</sub>	1.25 A		
$V_D$	0.45 V	P <sub>DIODE</sub>	188 mW
F <sub>SW</sub>	1.6 MHz		
IQ	3.3 mA	$P_{Q}$	16.5 mW
T <sub>RISE</sub>	4 ns	P <sub>SWR</sub>	20 mW
T <sub>FALL</sub>	4 ns	P <sub>SWF</sub>	20 mW
R <sub>DS(ON)</sub>	150 mΩ	P <sub>COND</sub>	156 mW
IND <sub>DCR</sub>	70 mΩ	P <sub>IND</sub>	110 mW
D	0.667	P <sub>LOSS</sub>	511 mW
η	88%	P <sub>INTERNAL</sub>	213 mW

$$\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_{Q} = P_{LOSS}$$
  
 $\Sigma P_{COND} + P_{SWF} + P_{SWR} + P_{Q} = P_{INTERNAL}$ 

P<sub>INTERNAL</sub> = 213 mW

# TEXAS INSTRUMENTS

#### 9.2.2 Application Curves





#### 9.2.3 Other System Examples

#### 9.2.3.1 LMR10510x Design Example 1




Figure 21. Lmr10515x (1.6mhz): Vin = 5v, Vo = 1.2v @ 1.5a

Figure 22. LMR10510X (1.6 MHz):  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.2 \text{ V}$  at 1 A

#### 9.2.3.2 Lmr10510X Design Example 2




Figure 23. LMR10510X (1.6 MHz):  $V_{IN}$  = 5 V,  $V_{OUT}$  = 3.3 V at 1 A

#### 9.2.3.3 LMR10510Y Design Example 3




Figure 24. LMR10510Y (3 MHz):  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$  at 1 A



#### 9.2.3.4 LMR10510Y Design Example 4




Figure 25. LMR10510Y (3 MHz):  $V_{IN}$  = 5 V,  $V_{OUT}$  = 1.2 V at 1 A



#### 10 Layout

#### 10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration is the close coupling of the GND connections of the input capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the output capacitor, which should be near the GND connections of CIN and D1. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The  $V_{OUT}$  trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the  $V_{IN}$ , SW and  $V_{OUT}$  traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 for further considerations and the LMR10515 demo board as an example of a good layout.

#### 10.2 Layout Example




Figure 26. 6-Lead WSON PCB Dog Bone Layout

#### 10.3 Thermal Definitions

 $T_{J}$  = Chip junction temperature

 $T_A$  = Ambient temperature

 $R_{\theta,IC}$  = Thermal resistance from chip junction to device case

 $R_{\theta,IA}$  = Thermal resistance from chip junction to ambient air

Heat in the LMR10515 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).

Heat Transfer goes as:

Silicon  $\rightarrow$  package  $\rightarrow$  lead frame  $\rightarrow$  PCB

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{Power}$$

Thermal impedance from the silicon junction to the ambient air is defined as:



#### Thermal Definitions (continued)

$$R_{\theta JA} = \frac{T_J - T_A}{Power}$$

The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can greatly effect  $R_{\theta JA}$ . The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Four to six thermal vias should be placed under the exposed pad to the ground plane if the WSON package is used.

Thermal impedance also depends on the thermal properties of the application operating conditions (Vin, Vo, Io etc), and the surrounding circuitry.

#### **Silicon Junction Temperature Determination Method 1:**

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to case temperature.

 $R_{\theta JC}$  is approximately 18°C/Watt for the 6-pin WSON package with the exposed pad. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\theta JC} = \frac{T_J - T_C}{Power}$$

where T<sub>C</sub> is the temperature of the exposed pad and can be measured on the bottom side of the PCB.

Therefore:

$$T_i = (R_{\theta,JC} \times P_{LOSS}) + T_C$$

From the previous example:

$$T_j = (R_{\theta JC} \times P_{INTERNAL}) + T_C$$
  

$$T_i = 18^{\circ}C/W \times 0.213W + T_C$$

The second method can give a very accurate silicon junction temperature.

The first step is to determine  $R_{\theta JA}$  of the application. The LMR10515 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of about 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the  $R_{\theta JA}$  for any application can be characterized during the early stages of the design one may calculate the  $R_{\theta JA}$  by placing the PCB circuit into a thermal chamber. Raise the ambient temperature in the given working application until the circuit enters thermal shutdown. If the SW-pin is monitored, it will be obvious when the internal PFET stops switching, indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature, and the ambient temperature  $R_{\theta JA}$  can be determined.

$$R_{\theta JA} = \frac{165^{\circ} - Ta}{P_{INTERNAL}}$$

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

An example of calculating  $R_{\theta JA}$  for an application using the LMR10515 is shown below.

A sample PCB is placed in an oven with no forced airflow. The ambient temperature was raised to 140°C, and at that temperature, the device went into thermal shutdown.

From the previous example:

$$P_{INTERNAL} = 213 \text{ mW}$$



#### **Thermal Definitions (continued)**

$$R_{\theta JA} = \frac{165^{\circ}C - 140^{\circ}C}{213 \text{ mW}} = 117^{\circ}C/W$$

Since the junction temperature must be kept below 125°C, then the maximum ambient temperature can be calculated as:

$$T_j$$
 -  $(R_{\theta JA} \times P_{LOSS}) = T_A$   
125°C -  $(117$ °C/W x 213 mW) = 100°C

#### 10.4 WSON Package




Figure 27. Internal WSON Connection

For certain high power applications, the PCB land may be modified to a "dog bone" shape (see ). By increasing the size of ground plane, and adding thermal vias, the  $R_{\theta JA}$  for the application can be reduced.



# 11 デバイスおよびドキュメントのサポート

#### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

#### 11.1.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、WEBENCH® Power Designerにより、LMR10515 デバイスを使用するカスタム設計を作成できます。

- 1. 最初に、入力電圧(V<sub>IN</sub>)、出力電圧(V<sub>OUT</sub>)、出力電流(I<sub>OUT</sub>)の要件を入力します。
- 2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
- 3. 生成された設計を、テキサス・インスツルメンツが提供する他の方式と比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

通常、次の操作を実行可能です。

- 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットで出力する。
- 設計のレポートをPDFで印刷し、設計を共有する。

WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

#### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。 高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 6-Jan-2024

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMR10515XMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH6B	Samples
LMR10515XMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH6B	Samples
LMR10515XMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH6B	Samples
LMR10515XSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L265B	Samples
LMR10515XSDE/NOPB	ACTIVE	WSON	NGG	6	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L265B	Samples
LMR10515YMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SJ1B	Samples
LMR10515YMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SJ1B	Samples
LMR10515YMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SJ1B	Samples
LMR10515YSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L269B	Samples
LMR10515YSDE/NOPB	ACTIVE	WSON	NGG	6	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L269B	Samples
LMR10515YSDX/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L269B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Jan-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-May-2024


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR10515XMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515XMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515XMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515XSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10515XSDE/NOPB	WSON	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10515YMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515YMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515YMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10515YSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10515YSDE/NOPB	WSON	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10515YSDX/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1



www.ti.com 13-May-2024




\*All dimensions are nominal

All difficultions are norminal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LMR10515XMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0	
LMR10515XMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0	
LMR10515XMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0	
LMR10515XSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0	
LMR10515XSDE/NOPB	WSON	NGG	6	250	208.0	191.0	35.0	
LMR10515YMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0	
LMR10515YMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0	
LMR10515YMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0	
LMR10515YSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0	
LMR10515YSDE/NOPB	WSON	NGG	6	250	208.0	191.0	35.0	
LMR10515YSDX/NOPB	WSON	NGG	6	4500	356.0	356.0	36.0	



SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





#### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated