









LSF0102-Q1 JAJSFD1B - MAY 2018 - REVISED MAY 2023

LSF0102-Q1 車載用 2 チャネル、自動双方向マルチ電圧レベル・トランスレ 夕

1 特長

- 車載アプリケーション向けに AEC-Q100 認定済み
 - 温度グレード 1:-40°C ≤ T_Δ ≤ 125°C
 - デバイス HBM ESD 分類レベル 2
 - CDM ESD 分類レベル C6
- 方向ピンを必要としない双方向電圧レベル変換を実現
- I²C、SPI、UART、MDIO、SDIO、GPIO などオープ ン・ドレインおよびプッシュプルのアプリケーションをサ
- 30pF 以下の容量性負荷で 100MHz までの昇圧変換 および 100MHz を超える降圧変換をサポートし、 50pFの容量性負荷で40MHzまでの昇圧または降圧 変換をサポート
- 以下の各電圧間で双方向電圧レベル変換が可能
 - 0.95V ↔ 1.8/2.5/3.3/5V
 - 1.2V ↔ 1.8/2.5/3.3/5V
 - 1.8V ↔ 2.5/3.3/5V
 - 2.5V ↔ 3.3/5V
 - 3.3V ↔ 5V
- 低いスタンバイ電流
- 5V 許容の I/O ポートにより TTL 電圧レベルに対応
- 低い R_{ON} により信号歪みを低減
- EN = Low のとき高インピーダンスとなる I/O ピン
- フロースルー・ピン配置により PCB 配線を簡素化
- JESD 78、Class II 準拠で 100mA 超のラッチアップ 性能

2 アプリケーション

- インフォテインメント用ヘッド・ユニット
- グラフィカル・クラスタ
- ADAS フュージョン
- ADAS フロント・カメラ
- HEV バッテリ管理システム

3 概要


LSF0102-Q1 デバイスは、自動双方向電圧トランスレータ で、方向ピンの必要なしに広い範囲の電源電圧間の変換 を行います。LSF0102-Q1 は、30pF 以下の容量性負荷 で 100MHz までの昇圧変換および 100MHz を超える降 圧変換をサポートしています。さらに、LSF0102-Q1 は、 50pF の容量性負荷で最高 40MHz の昇圧および降圧変 換をサポートしているため、I²C、SPI、GPIO、SDIO、 UART、MDIO など車載用アプリケーションで一般的に見 られる広範な標準インターフェイスをサポートできます。

LSF0102-Q1 デバイスのデータ入力は 5V 許容です。こ のため、このデバイスは TTL 出力レベルと互換性がありま す。さらに、LSF0102-Q1 は混在モードの電圧変換をサ ポートしており、デバイスはチャネルごとに異なる電圧レベ ルの昇圧および降圧変換を行うことができます。

パッケージ情報 (1)

部品番号	パッケージ	本体サイズ (公称)
LSF0102-Q1	DCU (VSSOP, 8)	2.30mm × 2.00mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



機能ブロック図



Table of Contents

1 特長	1	7 Parameter Measurement Information	8
2 アプリケーション		8 Detailed Description	9
3 概要		8.1 Overview	9
4 Revision History		8.2 Functional Block Diagram	9
5 Pin Configuration and Functions		8.3 Feature Description	
6 Specifications		9 Application and Implementation	1 <mark>2</mark>
6.1 Absolute Maximum Ratings		9.1 Application Information	12
6.2 ESD Ratings		9.2 Typical Application	12
6.3 Recommended Operating Conditions		9.3 Power Supply Recommendations	17
6.4 Thermal Information		9.4 Layout	18
6.5 Electrical Characteristics	5	10 Device and Documentation Support	19
6.6 Switching Characteristics (Translating Down):		10.1 Documentation Support	19
V _{CCB} = 3.3 V	6	10.2ドキュメントの更新通知を受け取る方法	19
6.7 Switching Characteristics (Translating Down):		10.3 サポート・リソース	19
V _{CCB} = 2.5 V	6	10.4 Trademarks	19
6.8 Switching Characteristics Translating Up): V _{CCB}		10.5 静電気放電に関する注意事項	19
= 3.3 V	6	10.6 用語集	
6.9 Switching Characteristics (Translating Up): V _{CCB}		11 Mechanical, Packaging, and Orderable	
= 2.5 V	6	Information	19
6.10 Typical Characteristics			

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

C	nanges from Revision A (April 2021) to Revision B (May 2023)	Page
•	Updated the Recommended Operating Conditions table to reflect maximum of 5.5 V	4
•	Updated the Thermal Information table	4
•	Changed all Switching Characteristic Test Conditions	6
•	Added the Output Enable section	
•	Added the Up and Down Translation sections	11
•	Changed pull up resistor to bias resistor in Enable, Disable, and Reference Voltage Guidelines section.	12
•	Added the Bias Circuitry section	13
•	Updated the current values in the table titled <i>Pull-up Resistor Values</i>	13
•	Added image to the Mixed-Mode Voltage Translation section	
•	Added the Single Supply Translation section	15
•	Added section Voltage Translation for Vref_B < Vref_A + 0.8 V	
C	nanges from Revision * (May 2018) to Revision A (April 2021)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	Updated the Bidirectional Translation section to include inclusive terminology	13



5 Pin Configuration and Functions




図 5-1. LSF0102-Q1 DCU Package, 8-Pin VSSOP (Top View)

表 5-1. Pin Functions

P	IN		DESCRIPTION						
NAME	NO.	ITPE	DESCRIPTION						
A1	3	I/O	Input/Output A port for Channel 1						
A2	4	I/O	Input/Output A port for Channel 2						
B1	6	I/O	Input/Output B port for Channel 1						
B2	5	I/O	Input/Output B port for Channel 2						
EN	8	I	I/O enable input; see \boxtimes 9-1 for typical setup. Should be tied directly to V_{ref_B} to be enabled or pulled LOW to disable all I/O pins.						
GND	1	_	Ground						
Vref_A	2	_	A side reference supply voltage; see セクション 9 for setup and supply voltage range.						
Vref_B	7	_	B side reference supply voltage. Must be connected to supply through 200 kΩ; see tD g for setup and supply voltage range.						

(1) I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage ⁽²⁾ , V _I		-0.5	7	V
Input/output voltage ⁽²⁾ , V _{I/O}		-0.5	7	V
Continuous channel current			128	mA
Input clamp current, I _{IK}	V _I < 0		-50	mA
Storage temperature range, T _{stg}		-65	150	°C
Operating junction temperature, T _J			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V(ESD)		Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage		5.5	V
V _{ref_A/B/EN}	Reference voltage		5.5	V
I _{PASS}	Pass transistor current		64	mA
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information

		LSF0102-Q1	
	THERMAL METRIC ⁽¹⁾	DCU (US8)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	279.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	129.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	191.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	66.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	190.1	°C/W

Product Folder Links: LSF0102-Q1

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

RAMETER	TE	MIN	TYP ⁽¹⁾	MAX	UNIT	
Input clamp voltage	I _I = -18 mA, V _{EN} = 0				-1.2	V
I/O input high leakage	V _I = 5 V, V _{EN} = 0		-	5.0	μΑ	
V _{ref_B} to V _{ref_A} leakage	V _{ref_B} = V _{EN} = 5.5 V, V _{ref_}	_A = 4.5 V, I _O = 0, V _I = V _{CC} or GND		1		μΑ
Input capacitance	V _I = 3 V or 0		11		pF	
I/O pin off-state capacitance	V _O = 3 V or 0, V _{EN} = 0		4.0	6.0	pF	
I/O Pin on-state capacitance	V _O = 3 V or 0, V _{EN} = 3 V		10.5	12.5	pF	
		$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		8.0		
	V _I = 0, I _O = 64 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω
		$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		10		
	V = 0 1 = 22 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		10		Ω
On-state resistance	V ₁ = 0, I _O = 32 mA	$V_{ref_A} = 2.5 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		15		Ω
	V _I = 1.8 V, I _O = 15 mA	$V_{ref_A} = 3.3 \text{ V}; V_{ref_B} = V_{EN} = 5 \text{ V}$		9.0		Ω
	V _I = 1.0 V, I _O = 10 mA	$V_{ref_A} = 1.8 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		18		Ω
	V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 3.3 \text{ V}$		20		Ω
	V _I = 0 V, I _O = 10 mA	$V_{ref_A} = 1.0 \text{ V}; V_{ref_B} = V_{EN} = 1.8 \text{ V}$		30		Ω
	Input clamp voltage I/O input high leakage V _{ref_B} to V _{ref_A} leakage Input capacitance I/O pin off-state capacitance I/O Pin on-state capacitance	$ \begin{array}{c c} \text{Input clamp voltage} & I_{I} = -18 \text{ mA}, V_{EN} = 0 \\ \hline \text{I/O input high} \\ \text{leakage} & V_{I} = 5 \text{ V, } V_{EN} = 0 \\ \hline V_{ref_B} \text{ to } V_{ref_A} \\ \text{leakage} & V_{ref_B} = V_{EN} = 5.5 \text{ V, } V_{ref_B} \\ \hline \text{Input capacitance} & V_{I} = 3 \text{ V or } 0 \\ \hline \text{I/O pin off-state} \\ \text{capacitance} & V_{O} = 3 \text{ V or } 0, V_{EN} = 0 \\ \hline \text{I/O Pin on-state} \\ \text{capacitance} & V_{O} = 3 \text{ V or } 0, V_{EN} = 3 \text{ V} \\ \hline V_{I} = 0, I_{O} = 64 \text{ mA} \\ \hline V_{I} = 0, I_{O} = 32 \text{ mA} \\ \hline V_{I} = 1.8 \text{ V, } I_{O} = 15 \text{ mA} \\ \hline V_{I} = 1.0 \text{ V, } I_{O} = 10 \text{ mA} \\ \hline V_{I} = 0, I_{O} = 10 \text{ mA} \\ \hline \end{array} $			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

⁽¹⁾ All typical values are at $T_A = 25$ °C.

⁽²⁾ Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.



6.6 Switching Characteristics (Translating Down): $V_{CCB} = 3.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCB} = 3.3 \text{ V}$, $V_{CCB} = V_{IH} = V_{ref_A} + 1$, $V_{IL} = 0$, and $V_{M} = 0.5 V_{ref_A}$ (unless otherwise noted) (see *Parameter Measurement Information*)

PARAMETER	TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT	
FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay t _{PLH} time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.7			0.3		ne
Propagation delay t _{PHL} time, high-to-low output	From (input) A or B to (output) B or A		1.2			0.8			0.4		ns

6.7 Switching Characteristics (Translating Down): V_{CCB} = 2.5 V

over recommended operating free-air temperature range, $V_{CCB} = 2.5 \text{ V}$, $V_{CCB} = V_{IH} = V_{ref_A} + 1$, $V_{IL} = 0$, and $V_{M} = 0.5 V_{ref_A}$ (unless otherwise noted) (see *Parameter Measurement Information*)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.2			0.8			0.35		ns
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1			0.5		115

6.8 Switching Characteristics Translating Up): V_{CCB} = 3.3 V

over recommended operating free-air temperature range, $V_{CCB} = 3.3 \text{ V}$, $V_{CCB} = V_T = V_{ref_A} + 1$, $V_{ref_A} = V_{IH}$, $V_{IL} = 0$, $V_M = 0.5V_{ref_A}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information*)

	PARAMETER	TEST CONDITIONS	C _L = 50 pF		C _L = 30 pF			C _L = 15 pF			UNIT	
	FAINAMLILIX	1231 CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	OIVII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1			0.8			0.4		20
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1			0.9			0.4		ns

6.9 Switching Characteristics (Translating Up): $V_{CCB} = 2.5 \text{ V}$

over recommended operating free-air temperature range, $V_{CCB} = 2.5 \text{ V}$, $V_{CCB} = V_T = V_{ref_A} + 1$, $V_{ref_A} = V_{IH}$, $V_{IL} = 0$, $V_M = 0.5 V_{ref_A}$ and $R_L = 300$ (unless otherwise noted) (see *Parameter Measurement Information*)


	PARAMETER	TEST CONDITIONS	C _L = 50 pF			C _L = 30 pF			C _L = 15 pF			UNIT
	FARAMETER	1E31 CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONII
t _{PLH}	Propagation delay time, low-to-high output	From (input) A or B to (output) B or A		1.1			0.9			0.45		no
t _{PHL}	Propagation delay time, high-to-low output	From (input) A or B to (output) B or A		1.3			1.1			0.6		ns

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.10 Typical Characteristics






7 Parameter Measurement Information

The outputs are measured one at a time, with one transition per measurement. All input pulses are supplied by generators that have the following characteristics:

- PRR ≤ 10 MHz
- $Z_{\rm O} = 50 \, \Omega$
- t_r ≤ 2 ns
- t_f ≤ 2 ns



A. C_L includes probe and jig capacitance.

図 7-1. Load Circuit

USAGE	SWITCH
Translating Up	S1
Translating Down	S2

図 7-2. Translating Up and Down Table




図 7-3. Translating Up




図 7-4. Translating Down

Product Folder Links: LSF0102-Q1




8 Detailed Description

8.1 Overview

The LSF0102-Q1 device can be used in level translation applications for interfacing devices or systems operating at different interface voltages. The LSF0102-Q1 device is ideal for use in applications where an opendrain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, the LSF0102-Q1 device can achieve 100 MHz. The LSF0102-Q1 can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Auto Bidirectional Voltage Translation

The LSF0102-Q1 device is an auto bidirectional voltage level translator that operates from 0.95 to 5.5 V on V_{ref_A} and 1.8 to 5.5 V on V_{ref_B} . This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF0102-Q1 device supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 250- Ω pull-up resistor with a 30-pF capacitive load.

8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to V_{ref_B} during operation and both pins must be pulled up to the HIGH side (V_{CCB}) through a bias resistor (typically 200 k Ω). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the V_{ref_B} pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows V_{ref_B} to regulate the EN input and bias the channels for proper translation. A filter capacitor on V_{ref_B} is recommended for a stable supply at the device.






図 8-1. EN Pin Tied to V_{ref_B} Directly and to V_{CCB} Through a Pull-Up Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family video*.

表 8-1. EN Pin Function Table

INPUT EN ⁽¹⁾ PIN	Data Port State
Tied directly to V _{ref_B}	An = Bn
L	Hi-Z

EN is controlled by V_{ref_B} logic levels.

8.3.3 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low R_{ON} of the switch allows connections to be made with minimal propagation delay and signal distortion.

表 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

表 8-2. Device Functionality

Signal Direction ⁽¹⁾	Input State	Switch State	Functionality
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage
D to A (Down Translation)	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at V _{ref_A} ⁽²⁾
A to B (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
A to B (Up Translation)	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at $V_{\text{ref_A}}$ and then pulled up to the V_{PU} supply voltage

- (1) The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.
- (2) The A-side can have a pullup to V_{ref_A} for additional current drive capability or may also be pulled above V_{ref_A} with a pullup resistor. Specifications in the *Recommended Operating Conditions* section should always be followed.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.3.3.1 Up and Down Translation

8.3.3.1.1 Up Translation

When the signal is being driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than V_{ref_A} by the pull-up resistor that is connected to the pull-up supply voltage (V_{PU}). This functionality allows seamless translation between higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side, if the low side of the device's output is open drain or its input has a leakage greater than 1 μ A.




図 8-2. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. \pm 1 shows the maximum data rate formula and \pm 2 shows the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. Please see the *Up Translation with the LSF Family* video for estimated data rate and sink current calculations based on circuit components.

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left(\frac{bits}{second} \right) \tag{1}$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \left(A \right) \tag{2}$$

8.3.3.1.2 Down Translation

When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by V_{ref_A} . A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1 μ A, then the resistor on the A-side can also be removed. This arrangement with no external pull-up resistors can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output can't drive high by itself. For a summary of device operation, refer to the problem of the LSF family of devices, see the Up Translation with the LSF Family videos.

9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The LSF0102-Q1 device is able to perform voltage translation for open-drain or push-pull interfaces such as I²C, SPI, UART, MDIO, SDIO, and GPIO.

9.2 Typical Application

9.2.1 Bidirectional Translation




図 9-1. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF0102-Q1 device has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF0102-Q1 device for bidirectional applications by connecting the EN pin to the V_{ref_B} pin, as shown in \boxtimes 9-1. For additional details on setting up the V_{ref_A} , V_{ref_B} , and EN pins, see the *Understanding the Bias Circuit for the LSF Family* video.

	PARAMETER	MIN	TYP	MAX	UNIT
V _{ref_A} (1)	reference voltage (A)	0.95		5.5	V
V _{ref_B}	reference voltage (B)	V _{ref_A} + 0.8		5.5	V
V _{I(EN)}	input voltage on EN pin	V _{ref_A} + 0.8	V _{ref_B}	5.5	V
V _{PU}	pull-up supply voltage	0		V_{ref_B}	V

表 9-1. Application Operating Condition

(1) V_{ref_A} is required to be the lowest voltage level across all inputs and outputs.

The 200 k Ω , bias resistor is required to allow V_{ref_B} to regulate the EN input. A filter capacitor on V_{ref_B} is recommended. Also V_{ref_B} and $V_{I(EN)}$ are recommended to be 1.0 V higher than V_{ref_A} for best signal integrity.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.2.1.1.2 Bias Circuitry

For proper operation, V_{CCA} must always be at least 0.8 V less than V_{CCB} (V_{CCA} + 0.8 \leq V_{CCB}). The 200 k Ω bias resistor is required to allow V_{ref_B} to regulate the EN input and properly bias the device for translation. A 0.1 μ F capacitor is recommended for providing a path from V_{ref_B} to ground for high frequency noise. V_{ref_B} and $V_{I(EN)}$ are recommended to be 1.0 V higher than V_{ref_A} for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF0102-Q1 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the *Understanding the Bias Circuit for the LSF Family* video.




図 9-2. Bias Circuitry Inside the LSF010x-Q1 Device

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to V_{ref_B} and both pins pulled to HIGH side V_{CCB} through a bias resistor (typically 200 k Ω), as shown in \boxtimes 9-1. This allows V_{ref_B} to regulate the EN input. A filter capacitor on V_{ref_B} is recommended. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contention in either direction. If both outputs are open-drain, no direction control is needed.

In \boxtimes 9-1, the reference supply voltage V_{ref_A} is connected to the processor core power supply voltage. V_{ref_B} is connected through a 200 k Ω resistor to a 3.3 V V_{B_Pullup} power supply and V_{ref_A} is set to 1.2 V. The output of A1 has a maximum output voltage equal to V_{ref_A} , and the bidirectional interface on channel 2 has a maximum output voltage equal to V_{PU1} .

9.2.1.2.2 Pull-Up Resistor Sizing

To maintain an appropriate output low voltage, the pull-up resistor value should limit the current through the pass transistor when it is in the ON state to less than 15 mA. This ensures a pass voltage of 260 mV to 350 mV. To set the current through each pass transistor at 15 mA, the pull-up resistor value can be calculated using the following equation:

$$R_{pu} = \frac{\left(V_{pu} - 0.35\,V\right)}{0.015\,A}\tag{3}$$

The appropriate pull up resistor will depend on the current requirements of the application. 表 9-2 provides resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF0102-Q1 device at 0.175 V, although the 15 mA applies only to current flowing through the LSF0102-Q1.

V _{PU}	8 n	nA	5 r	mA	3 mA		
* PU	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	NOMINAL (Ω)	+10% ⁽¹⁾ (Ω)	
5 V	581	639	930	1023	1550	1705	
3.3 V	369	406	590	649	983	1082	
2.5 V	269	296	430	473	717	788	
1.8 V	181	199	290	319	483	532	
1.5 V	144	158	230	253	383	422	
1.2 V	106	117	170	187	283	312	

表 9-2. Pull-up Resistor Values

9.2.1.2.3 Application Curve




図 9-3. Captured Waveform From Above I²C Set-Up (1.8 V to 3.3 V at 2.5 MHz)

9.2.1.2.4 Mixed-Mode Voltage Translation

The supply voltage (V_{PU}) for each channel can be individually set with a pull-up resistor. \boxtimes 9-4 shows an example of this mixed-mode multi-voltage translation. For additional details on multi-voltage translation, see the *Multi-voltage Translation with the LSF Family* video.

With the V_{ref_B} pulled up to 5 V and V_{ref_A} connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- Push-Pull Down Translation (5 V to 1.8 V): Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- Push-Pull Up Translation (1.8 V to 5 V): Channel 2 is an example of this setup. When A2 is 1.8 V, the switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through the switch.
- Push-Pull Down Translation (3.3 V to 1.8 V): Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V): Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I²C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

^{(1) +10%} to compensate for V_{DD} range and resistor tolerance




図 9-4. Multi-Voltage Translation with the LSF010x-Q1

9.2.1.2.5 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case – this is an example of when LSF single supply operation is utilized, shown in Figure 9-5. In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the V_{ref_A} pin, this cannot be treated as a simple voltage divider.






図 9-5. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

- 1. Select a value for R1. Typically, 1 $M\Omega$ is used to reduce current consumption.
- 2. Plug in values for your system into the following equation. Note that V_{ref_A} is the lowest voltage in the system. V_{CCB} is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200(10^3) \times R_1 \times V_{REFA}}{(200(10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1}$$
(4)

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at V_{ref_A} must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the *Single Supply Translation with the LSF Family* video.

9.2.1.2.6 Voltage Translation for $V_{ref_B} < V_{ref_A} + 0.8 V$

As described in the *Enable, Disable, and Reference Voltage Guidelines* section, it is generally recommended that $V_{ref_B} > V_{ref_A} + 0.8 \text{ V}$; however, the device can still operate in the condition where $V_{ref_B} < V_{ref_A} + 0.8 \text{ V}$ as long as additional considerations are made for the design.

Typical Operation (V_{ref_B} > **V**_{ref_A} + **0.8 V):** in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of \boxtimes 9-4. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at V_{ref_A} to provide proper voltage translation. For further explanation of device operation, see the *Down Translation with the LSF Family* video.

Requirements for V_{ref_B} < **V**_{ref_A} + **0.8 V Operation:** in this scenario, there is not a large enough voltage difference between V_{ref_A} and V_{ref_B} to ensure that the A side I/O ports will be clamped at V_{ref_A}, but rather at a voltage approximately equal to V_{ref_B} - 0.8 V. For example, if V_{ref_B} = 1.8 V and V_{ref_A} = 1.2 V, the A-side I/Os will clamp to a voltage around 1.0 \overline{V} . Therefore, to operate in such a condition, the following additional design considerations must be met:

- $V_{ref B}$ must be greater than $V_{Ref A}$ during operation ($V_{ref B} > V_{ref A}$)
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage.




図 9-6. 1.2 V to 1.8 V Level Translation with LSF010x

9.3 Power Supply Recommendations

There are no power sequence requirements for the LSF family. $\frac{1}{2}$ 9-3 provides the recommended operating voltages for all supply and input pins.

表 9-3. Recommended Operating Voltages

	PARAMETER	MIN	TYP	MAX	UNIT
V _{ref_A} (1)	reference voltage (A)	0.95		5.5	V
V _{ref_B}	reference voltage (B)	V _{ref_A} + 0.8		5.5	V
$V_{I(EN)}$	input voltage on EN pin	V _{ref_A} + 0.8		5.5	V

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



表 9-3. Recommended Operating Voltages (continued)

	PARAMETER	MIN	TYP	MAX	UNIT
V_{PU}	pull-up supply voltage	0	,	V_{ref_B}	V

9.4 Layout

9.4.1 Layout Guidelines

Because the LSF0102-Q1 device is a switch-type level translator, the signal integrity is dependent upon the pull-up resistor value and PCB board parasitics. Consider the following recommendations when designing with the LSF0102-Q1.

- Minimize the signal trace length to reduce capacitance
- · Avoid using stubs in the signal path to reduce parasitics.
- Place the LSF0102-Q1 device near the high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

9.4.2 Layout Example




図 9-7. Short Trace Layout



図 9-8. Device Placement

Product Folder Links: LSF0102-Q1

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TI Logic Minute: Introduction Voltage Level Translation with the LSF Family video
- Texas Instruments, Voltage-Level Translation with the LSF Family application report

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



www.ti.com 28-Feb-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0102QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	NG2SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0102-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 28-Feb-2023


● Catalog : LSF0102

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated