# **SM320VC5507-EP Fixed-Point Digital Signal Processor**

# **Data Manual**



PRODUCTION DATA information is current as of publication date.<br>Products conform to specifications per the terms of the Texas<br>Instruments standard warranty. Production processing does not<br>necessarily include testing of all

Literature Number: SPRS613 September 2009

SPRS613-SEPTEMBER 2009



www.ti.com

# **Contents**





**www.ti.com** SPRS613–SEPTEMBER 2009





# **List of Figures**





**www.ti.com** SPRS613–SEPTEMBER 2009





# **List of Tables**



**TEXAS**<br>INSTRUMENTS

# **[SM320VC5507-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc5507-ep.html)**

#### **www.ti.com** SPRS613–SEPTEMBER 2009



SPRS613–SEPTEMBER 2009 **www.ti.com**





**www.ti.com** SPRS613–SEPTEMBER 2009

# **Fixed-Point Digital Signal Processor**

**Check for Samples: [SM320VC5507-EP](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=sm320vc5507-ep)**

#### <span id="page-8-0"></span>**1 Features**

- **• High-Performance, Low-Power, Fixed-Point • On-Chip Peripherals SMS320C5507 Digital Signal Processor – Two 20-Bit Timers**
	- **– 9.26-, 6.95-, 5-ns Instruction Cycle Time – Watchdog Timer**
	-
	- **– One/Two Instruction(s) Executed per Cycle Controller**
	-
	- **Multiply-Accumulates per Second (MMACS)) (McBSPs)**
	-
	- **– Three Internal Data/Operand Read Buses Generator and Two Internal Data/Operand Write Buses – Seven (LQFP) or Eight (BGA) General-**
- - **Purpose Output Pin (XF) – 64K Bytes of Dual-Access RAM (DARAM) 8**
	- **Supporting Bulk, Interrupt and Isochronous – 64K Bytes of Single-Access RAM (SARAM) 8 Blocks of 4K x 16-Bit**
- **Slave Interface (32K x 16-Bit)**
- **– Real-Time Clock (RTC) With Crystal Input, • 8M x 16-Bit Maximum Addressable External Memory Space (Synchronous DRAM)**
- **• 16-Bit External Parallel Bus Memory**
	- **Successive Approximation A/D – External Memory Interface (EMIF) With GPIO**
		- **• Packages: • Asynchronous Static RAM (SRAM)**
		-
		- **• Synchronous DRAM (SDRAM)**
	- **– 16-Bit Parallel Enhanced Host-Port Interface • 1.35-V Core (144 MHz), 2.7-V – 3.6-V I/Os (EHPI) With GPIO Capabilities**
- 
- **On-Chip Scan-Based Emulation Logic**
- -
	-
- **– 108-, 144-, 200-MHz Clock Rate – Six-Channel Direct Memory Access (DMA)**
- **– Dual Multipliers (Up to 400 Million – Three Multichannel Buffered Serial Ports**
- **– Two Arithmetic/Logic Units (ALUs) – Programmable Phase-Locked Loop Clock**
- **Purpose I/O (GPIO) Pins and a General- • 64K x 16-Bit On-Chip RAM, Composed of:**
	- **Blocks of 4K x 16-Bit – USB Full-Speed (12 Mbps) Slave Port**
- **– Inter-Integrated Circuit (I<sup>2</sup>C) Multi-Master and • 64K Bytes of One-Wait-State On-Chip ROM**
	- **Supply**
	- **– 4-Channel (BGA) or 2-Channel (LQFP) 10-Bit Supporting Either:**
		- **• IEEE Std 1149.1**(1) **Capabilities (JTAG) Boundary Scan Logic and Glueless Interface to:**
		-
		- **– 144-Terminal Low-Profile Quad Flatpack • Asynchronous EPROM (LQFP) (PGE Suffix)**
			- **• 1.2-V Core (108 MHz), 2.7-V – 3.6-V I/Os**
			-
- **• 1.6-V Core (200 MHz), 2.7-V – 3.6-V I/Os • Programmable Low-Power Control of Six**
	- **Device Functional Domains**<br> **On-Chip Scan-Based Emulation Logic** (1) IEEE Standard 1149.1-1990 Standard-Test-Access Port and<br>
	Boundary Scan Architecture.

#### **1.1 SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS**

- <span id="page-8-1"></span>**• Controlled Baseline**
- **• One Assembly/Test Site**
- **• One Fabrication Site**
- **• Available in Military (–55°C/125°C) Temperature Range**(2)
- **• Extended Product Life Cycle**
- **• Extended Product-Change Notification**
- **• Product Traceability**
- (2) Additional temperature ranges are available contact factory

<sup>1</sup>C55x, eXpressDSP, Code Composer Studio, DSP/BIOS, RTDX, XDS510, TMS320, TMS320C5000, TMS320C55x, TMS320C55x are trademarks of Texas Instruments.

Copyright © 2009, Texas Instruments Incorporated **Features** 9

#### <span id="page-9-0"></span>**2 Introduction**



This section describes the main features of the SM320VC5507, lists the pin assignments, and describes the function of each pin. This data manual also provides a detailed description section, electrical specifications, parameter measurement information, and mechanical data about the available packaging.

> **NOTE** This data manual is designed to be used in conjunction with theTMS320C55x DSP Functional Overview (literature number [SPRU312](http://www.ti.com/lit/pdf/SPRU312)), the TMS320C55x DSP CPU Reference Guide (literature number [SPRU371\)](http://www.ti.com/lit/pdf/SPRU371), and the TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317](http://www.ti.com/lit/pdf/SPRU317)).

#### <span id="page-9-1"></span>**<sup>2</sup>.1 Description**

The SM320VC5507 fixed-point digital signal processor (DSP) is based on the SMS320C55x DSP generation CPU processor core. The C55x<sup>™</sup> DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The 128K bytes of on-chip memory on 5507 is sufficient for many hand-held appliances, portable GPS systems, wireless speaker phones, portable PDAs, and gaming devices. Many of these appliances typically require 64K bytes or more on-chip memory but less than 128K bytes of memory, and need to operate in standby mode for more than 60% to 70% of time. For the applications which require more than 128K bytes of on-chip memory but less than 256K bytes of on-chip memory, Texas Instruments (TI) offers the TMS320VC5509A device, which is based on the TMS320C55x DSP core.

The general-purpose input and output functions and the10-bit A/D provide sufficient pins for status, interrupts, and bit I/O for LCDs, keyboards, and media interfaces. The parallel interface operates in two modes, either as a slave to a microcontroller using the HPI port or as a parallel media interface using the asynchronous EMIF. Serial media is supported through three McBSPs.

The 5507 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM. Additional peripherals include Universal Serial Bus (USB), real-time clock, watchdog timer, and I<sup>2</sup>C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs) provide glueless interface to a variety of industry-standard serial devices, and multichannel communication with up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallel interface used to provide host processor access to 32K bytes of internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



memory on the 5507. The HPI can be configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety of host processors. The DMA controller provides data movement for six independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers, up to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generation are also included.

The 5507 is supported by the industry's award-winning eXpressDSP™, Code Composer Studio™ Integrated Development Environment (IDE), DSP/BIOS™, Texas Instruments' algorithm standard, and the industry's largest third-party network. The Code Composer Studio IDE features code generation tools including a C Compiler and Visual Linker, simulator, RTDX™, XDS510™ emulation device drivers, and evaluation modules. The 5507 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip and board support libraries.

#### <span id="page-10-0"></span>**2.2 Pin Assignments**

The SM320VC5507PGE 144-pin low-profile quad flatpack (LQFP) pin assignments are shown in [Figure](#page-10-1) 2-1 and is used in conjunction with [Table](#page-11-0) 2-1 to locate signal names and pin numbers.

 $DV_{DD}$  is the power supply for the I/O pins while  $CV_{DD}$  is the power supply for the core.  $V_{SS}$  is the ground for both the I/O pins and the core.  $RCV_{DD}$  and  $RDV_{DD}$  are RTC module core and I/O supply, respectively. USBV<sub>DD</sub> is the USB module I/O (DP, DN, and PU) supply. ADV<sub>DD</sub> is the power supply for the digital portion of the ADC. AV<sub>DD</sub> is the power supply for the analog part of the ADC. ADV<sub>SS</sub> is the ground pin for the digital portion of the ADC. AV<sub>SS</sub> is the ground pin for the analog part of the ADC. USBPLLV<sub>DD</sub> and USBPLL $V_{SS}$  are the dedicated supply and ground pins for the USB PLL, respectively.



<span id="page-10-1"></span>**Figure 2-1. 144-Pin PGE Low-Profile Quad Flatpack (Top View)**





<span id="page-11-0"></span>

## **Table 2-1. Pin Assignments for the PGE Package**



**www.ti.com** SPRS613–SEPTEMBER 2009

### <span id="page-12-0"></span>**2.3 Signal Descriptions**

[Table](#page-12-1) 2-2 lists each signal, function, and operating mode(s) grouped by function. See [Section](#page-10-0) 2.2 for pin locations.

<span id="page-12-1"></span>

#### **Table 2-2. Signal Descriptions**

(1)  $I = Input, O = Output, S = Supply, Hi-Z = High-impedance (2) BK = bus keeper (the bus keeper maintains the previous v$ 

 $BK = bus$  keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup,

 $PD =$  pulldown,  $H =$  hysteresis input buffer,  $FS =$  fail-safe buffer

Texas<br>Instruments

SPRS613–SEPTEMBER 2009 **www.ti.com**



Copyright © 2009, Texas Instruments Incorporated **Introduction 15 and 2009** 10th 15 and 2009, Texas Instruments Incorporated







**www.ti.com** SPRS613–SEPTEMBER 2009

**[SM320VC5507-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc5507-ep.html)**



#### SPRS613–SEPTEMBER 2009 **www.ti.com**



Copyright © 2009, Texas Instruments Incorporated **Introduction** 17



#### **Table 2-2. Signal Descriptions (continued)**



**www.ti.com** SPRS613–SEPTEMBER 2009



Texas<br>Instruments

SPRS613–SEPTEMBER 2009 **www.ti.com**





SPRS613-SEPTEMBER 2009







SPRS613–SEPTEMBER 2009 **www.ti.com**





**www.ti.com** SPRS613–SEPTEMBER 2009

#### **Table 2-2. Signal Descriptions (continued)**



Copyright © 2009, Texas Instruments Incorporated and the control of the Control of the Copyright C 2009, Texas Instruments Incorporated and the Control of the Con

Texas<br>Instruments

SPRS613–SEPTEMBER 2009 **www.ti.com**





**www.ti.com** SPRS613–SEPTEMBER 2009

#### <span id="page-22-0"></span>**3 Functional Overview**

#### <span id="page-22-1"></span>**3.1 Functional Block Diagram**

The following functional overview is based on the block diagram in [Figure](#page-23-4) 3-1.



\* Number of pins determined by package type.



#### <span id="page-23-4"></span><span id="page-23-0"></span>**3.2 Memory**

The 5507 supports a unified memory map (program and data accesses are made to the same physical space). The total on-chip memory is 192K bytes (64K 16-bit words of RAM and 32K 16-bit words of ROM).

### <span id="page-23-1"></span>**3.2.1 On-Chip Dual-Access RAM (DARAM)**

The DARAM is located in the byte address range 000000h−00FFFFh and is composed of eight blocks of 8K bytes each (see [Table](#page-23-5) 3-1). Each DARAM block can perform two accesses per cycle (two reads, two writes, or a read and a write). DARAM can be accessed by the internal program, data, or DMA buses. The HPI can only access the first four (32K bytes) DARAM blocks.

#### **Table 3-1. DARAM Blocks**

<span id="page-23-5"></span>

(1) First 192 bytes are reserved for Memory-Mapped Registers (MMRs).

#### <span id="page-23-2"></span>**3.2.2 On-Chip Single-Access RAM (SARAM)**

The SARAM is located at the byte address range 010000h−01FFFFh and is composed of 8 blocks of 8K bytes each (see [Table](#page-23-6) 3-2). Each SARAM block can perform one access per cycle (one read or one write). SARAM can be accessed by the internal program, data, or DMA buses.

#### **Table 3-2. SARAM Blocks**

<span id="page-23-6"></span>

#### <span id="page-23-3"></span>**3.2.3 On-Chip Read-Only Memory (ROM)**

The one-wait-state ROM is located at the byte address range FF0000h−FFFFFFh, for a total of 64K bytes of ROM. The ROM address space can be mapped by software to the external memory or to the internal ROM.

The standard 5507 device includes a bootloader program resident in the ROM. When the MPNMC bit field of the ST3 status register is set through software, the on-chip ROM is disabled and not present in the memory map, and byte address range FF0000h−FFFFFFh is directed to external memory space. A hardware reset always clears the MPNMC bit, so it is not possible to disable the ROM at reset. However, the software reset instruction does not affect the MPNMC bit. The on-chip ROM can be accessed by the program, data, or DMA buses. The first 16-bit word access to ROM requires three cycles. Subsequent accesses require two cycles per 16-bit word.





#### <span id="page-24-0"></span>**3.2.4 Memory Maps**

#### <span id="page-24-1"></span>**3.2.4.1 PGE Package Memory Map**

The PGE package features 14 address bits representing 32K-/16K-byte linear address for asynchronous memories per CE space. Due to address row/column multiplexing, address reach for SDRAM devices is 4M bytes for each CE space. The largest SDRAM device that can be used with the 5507 in a PGE package is 128M-bit SDRAM.



† Address shown represents the first byte address in each block.

<sup>‡</sup> Dual-access RAM (DARAM): two accesses per cycle per block, 8 blocks of 8K bytes.

§ Single-access RAM (SARAM): one access per cycle per block, 8 blocks of 8K bytes.

# The minus 128K bytes consists of 32K-byte DARAM/HPI access, 32K-byte DARAM, and 64K-byte SARAM.

<span id="page-24-2"></span>ll Read-only memory (ROM): one access every two cycles.<br>\* 32K bytes for 16-bit-wide memory. 16K bytes for 8-bit-wide memory.

#### **Figure 3-2. SM320VC5507 Memory Map**

Il External memory spaces are selected by the chip-enable signal shown (CE[0:3). Supported memory types include: asynchronous static RAM (SRAM) and synchronous DRAM (SDRAM).

SPRS613–SEPTEMBER 2009 **www.ti.com**

### <span id="page-25-0"></span>**3.2.5 Boot Configuration**

The on-chip bootloader provides a method to transfer application code and tables from an external source to the on-chip RAM memory at power up. These options include:

- Enhanced host-port interface (HPI) in multiplexed or nonmultiplexed mode
- External asynchronous memory boot (via the EMIF) from 8-bit-wide or 16-bit-wide memory
- Serial port boot (from McBSP0) with 8-bit or 16-bit data length
- Serial EPROM boot (from McBSP0) supporting EPROMs with 16-bit or 24-bit address
- USB boot
- I<sup>2</sup>C EEPROM
- Direct execution from external 16-bit-wide asynchronous memory

External pins select the boot configuration. The values of GPIO[3:0] are sampled, following reset, upon execution of the on-chip bootloader code. It is not possible to disable the bootloader at reset because the 5507 always starts execution from the on-chip ROM following a hardware reset. A summary of boot configurations is shown in [Table](#page-25-2) 3-3. For more information on using the bootloader, see the Using the TMS320VC5503/VC5507/VC5509/VC5509A Bootloader application report (literature number [SPRA375\)](http://www.ti.com/lit/pdf/SPRA375).

<span id="page-25-2"></span>

#### **Table 3-3. Boot Configuration Summary**

#### <span id="page-25-1"></span>**3.3 Peripherals**

The 5507 supports the following peripherals:

- A configurable parallel external interface supporting either:
	- 16-bit external memory interface (EMIF) for asynchronous memory and/or SDRAM
	- 16-bit enhanced host-port interface (HPI)
- A six-channel direct memory access (DMA) controller
- A programmable phase-locked loop clock generator
- Two 20-bit timers
- Watchdog timer
- Three multichannel buffered serial ports (McBSPs)
- Eight configurable general-purpose I/O pins



**FXAS INSTRUMENTS** 

**www.ti.com** SPRS613–SEPTEMBER 2009

- USB full-speed slave interface supporting:
	- Bulk
	- Interrupt
	- Isochronous
- $\cdot$  I<sup>2</sup>C multi-master and slave interface (I<sup>2</sup>C compatible except, no fail-safe I/O buffers)
- Real-time clock with crystal input, separate clock domain and supply pins
- 4-channel 10-bit Successive Approximation A/D

For detailed information on the C55x DSP peripherals, see the following documents:

- TMS320C55x DSP Functional Overview (literature number [SPRU312](http://www.ti.com/lit/pdf/SPRU312))
- TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317](http://www.ti.com/lit/pdf/SPRU317))

#### <span id="page-26-0"></span>**3.4 Direct Memory Access (DMA) Controller**

The 5507 DMA provides the following features:

- Four standard ports, one for each of the following data resources: DARAM, SARAM, peripherals and external memory
- Six channels, which allow the DMA controller to track the context of six independent DMA channels
- Programmable low/high priority for each DMA channel
- One interrupt for each DMA channel
- Event synchronization. DMA transfers in each channel can be dependent on the occurrence of selected events.
- Programmable address modification for source and destination addresses
- Dedicated idle domain allows the DMA controller to be placed in a low-power (idle) state under software control.
- Dedicated DMA channel used by the HPI to access internal memory (DARAM)

The 5507 DMA controller allows transfers to be synchronized to selected events. The 5507 supports 15 separate sync events and each channel can be tied to separate sync events independent of the other channels. Sync events are selected by programming the SYNC field in the channel-specific DMA channel control register (DMA\_CCR).

#### <span id="page-26-1"></span>**3.4.1 DMA Channel Control Register (DMA\_CCR)**

The channel control register (DMA\_CCR) bit layouts are shown in [Figure](#page-26-2) 3-3.



LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-3. DMA\_CCR Bit Locations**

<span id="page-26-2"></span>The SYNC[4:0] bits specify the event that can initiate the DMA transfer for the corresponding DMA channel. The five bits allow several configurations as listed in [Table](#page-27-2) 3-4. The bits are set to zero upon reset. For those synchronization modes with more than one peripheral listed, the Serial Port Mode bit field of the External Bus Selection Register dictates which peripheral event is actually connected to the DMA input.



#### SPRS613–SEPTEMBER 2009 **www.ti.com**



<span id="page-27-2"></span>

(1) The I<sup>2</sup>C receive event (REVTI2C) and external interrupt 4 (INT4) share a synchronization input to the DMA. When the SYNC field of the DMA\_CCR is set to 10011b, the logical OR of these two sources is used for DMA synchronization.

#### <span id="page-27-0"></span>**3.5 I <sup>2</sup>C Interface**

The SM320VC5507 includes an I<sup>2</sup>C serial port. The I<sup>2</sup>C port supports:

- Compatibility with Philips I<sup>2</sup>C Specification Revision 2.1 (January 2000)
- Operation at 100 Kbps or 400 Kbps
- 7-bit addressing mode
- Master (transmit/receive) and slave (transmit/receive) modes of operation
- Events: DMA, interrupt, or polling

The I<sup>2</sup>C module clock must be in the range from 7 MHz to 12 MHz. This is necessary for proper operation of the I<sup>2</sup>C module. With the I<sup>2</sup>C module clock in this range, the noise filters on the SDA and SCL pins suppress noise that has a duration of 50 ns or shorter. The I<sup>2</sup>C module clock is derived from the DSP clock divided by a programmable prescaler.

#### **NOTE**

I/O buffers are not fail-safe. The SDA and SCL pins could potentially draw current if the device is powered down and SDA and SCL are driven by other devices connected to the  $l^2C$  bus.

#### <span id="page-27-1"></span>**3.6 Configurable External Buses**

The 5507 offers combinations of configurations for its external parallel port. This allows the system designer to choose the appropriate media interface for its application without the need of a large-pin-count package. The External Bus Selection Register controls the routing of the parallel port signals.



#### <span id="page-28-3"></span><span id="page-28-0"></span>**3.6.1 External Bus Selection Register (EBSR)**

The External Bus Selection Register determines the mapping of the 21 address signals, 16 data signals, and 15 control signals of the external parallel port. The External Bus Selection Register is memory-mapped at port address 0x6C00. Once the bit fields of this register are changed, the routing of the signals takes place on the next CPU clock cycle.

The reset value of the parallel port mode bit field is determined by the state of the GPIO0 pin at reset. If GPIO0 is high at reset, the full EMIF mode is enabled and the parallel port mode bit field is set to 01. If GPIO0 is low at reset, the HPI multiplexed mode is enabled and the parallel port mode bit field is set to 11. After reset, the parallel port should be selected to function in either EMIF mode or HPI mode. Dynamic switching of the parallel port, once configured, is not recommended.



LEGEND:  $R = Read$ ,  $W = Write$ ,  $n = value$  after reset

NOTE: These bits are Reserved and must be kept as 0000 during any writes to EBSR.

#### **Figure 3-4. External Bus Selection Register**

#### **Table 3-5. External Bus Selection Register Bit Field Description**

<span id="page-28-2"></span><span id="page-28-1"></span>

(1) Function available when the port or pins configured as input.

**EXAS NSTRUMENTS** 

#### SPRS613–SEPTEMBER 2009 **www.ti.com**



#### **Table 3-5. External Bus Selection Register Bit Field Description (continued)**

#### <span id="page-29-0"></span>**3.6.2 Parallel Port**

The parallel port of the 5507 consists of 21 address signals, 16 data signals, and 15 control signals. Its 14 bits for address allow it to access 2M bytes of external memory when using the asynchronous SRAM interface. On the other hand, the SDRAM interface can access the whole external memory space of 16M bytes. The parallel bus supports four different modes:

- **Full EMIF mode:** the EMIF with its 21 address signals, 16 data signals, and 15 control signals routed to the corresponding external parallel bus address, data, and control signals.
- **Data EMIF mode:** the EMIF with its 16 data signals, and 15 control signals routed to the corresponding external parallel bus data and control signals. The 16 address bus signals can be used as general-purpose I/O signals only.
- **Non-multiplexed HPI mode:** the HPI is enabled with its 14 address signals, 16 data signals, and 8 control signals routed to the corresponding address, data, and control signals of the external parallel bus. Moreover, 7 control signals of the external parallel bus are used as general-purpose I/O.
- **Multiplexed HPI mode:** the HPI is enabled with its 16 data signals and 10 control signals routed to the external parallel bus. In addition, 5 control signals of the external parallel bus are used as general-purpose I/O. The external parallel port's 16 address signals are used as general-purpose I/O.



**www.ti.com** SPRS613–SEPTEMBER 2009

<span id="page-30-1"></span>

#### **Table 3-6. SM320VC5507 Parallel Port Signal Routing**

(1) Represents the Parallel Port Mode bits of the External Bus Selection Register.

(2) A[20:16] of the BGA package always functions as EMIF address pins and they cannot be reconfigured for any other function.

#### <span id="page-30-0"></span>**3.6.3 Parallel Port Signal Routing**

The 5507 allows access to 16-bit-wide (read and write) or 8-bit-wide (read only) asynchronous memory and 16-bit-wide SDRAM. For 16-bit-wide memories, EMIF.A[0] is kept low and is not used. To provide as many address pins as possible, the 5507 routes the parallel port signals as shown in [Figure](#page-32-1) 3-5.

[Figure](#page-32-1) 3-5 shows the addition of the A′[0] signal in the BGA package. This pin is used for asynchronous memory interface only, while the A[0] pin is used with HPI or GPIO. [Figure](#page-32-2) 3-6 summarizes the use of the parallel port signals for memory interfacing.



SPRS613–SEPTEMBER 2009 **www.ti.com**



**Figure 3-5. Parallel Port Signal Routing**



16-Bit-Wide Asynchronous Memory



<span id="page-32-1"></span>**www.ti.com** SPRS613–SEPTEMBER 2009

16-Bit-Wide SDRAM



8-Bit-Wide Asynchronous Memory





#### <span id="page-32-2"></span>**3.7 General-Purpose Input/Output (GPIO) Ports**

#### <span id="page-32-0"></span>**3.7.1 Dedicated General-Purpose I/O**

The 5507 provides eight dedicated general-purpose input/output pins, GPIO0−GPIO7. Each pin can be indepedently configured as an input or an output using the I/O Direction Register (IODIR). The I/O Data Register (IODATA) is used to monitor the logic state of pins configured as inputs and control the logic state of pins configured as outputs. See [Table](#page-48-0) 3-29 for address information. The description of the IODIR is shown in [Figure](#page-33-1) 3-7 and [Table](#page-33-3) 3-7. The description of IODATA is shown in [Figure](#page-33-2) 3-8 and [Table](#page-33-4) 3-8.

To configure a GPIO pin as an input, clear the direction bit that corresponds to the pin in IODIR to 0. To read the logic state of the input pin, read the corresponding bit in IODATA.

To configure a GPIO pin as an output, set the direction bit that corresponds to the pin in IODIR to 1. To control the logic state of the output pin, write to the corresponding bit in IODATA.



LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-7. I/O Direction Register (IODIR) Bit Layout**

SPRS613–SEPTEMBER 2009 **www.ti.com**

#### **Table 3-7. I/O Direction Register (IODIR) Bit Functions**

<span id="page-33-3"></span><span id="page-33-1"></span>

LEGEND: R = Read, W = Write, pin = value present on the pin (IO7-IO0 default to inputs after reset)

#### **Figure 3-8. I/O Data Register (IODATA) Bit Layout**

#### **Table 3-8. I/O Data Register (IODATA) Bit Functions**

<span id="page-33-4"></span><span id="page-33-2"></span>

(1) pin = value present on the pin (IO7−IO0 default to inputs after reset)

#### <span id="page-33-0"></span>**3.7.2 Address Bus General-Purpose I/O**

The 16 address signals, EMIF.A[15−0], can also be individually enabled as GPIO when the Parallel Port Mode bit field of the External Bus Selection Register is set for Data EMIF (00) or Multiplexed EHPI mode (11). These pins are controlled by three registers: the enable register, AGPIOEN, determines if the pins serve as GPIO or address (see [Figure](#page-34-0) 3-9); the direction register, AGPIODIR, determines if the GPIO enabled pin is an input or output (see [Figure](#page-34-1) 3-10); and the data register, AGPIODATA, determines the logic states of the pins in general-purpose I/O mode (see [Figure](#page-34-2) 3-11).



LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-9. Address/GPIO Enable Register (AGPIOEN) Bit Layout**

**XAS NSTRUMENTS** 

<span id="page-34-0"></span>**www.ti.com** SPRS613–SEPTEMBER 2009

<span id="page-34-3"></span>

#### **Table 3-9. Address/GPIO Enable Register (AGPIOEN) Bit Functions**

LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-10. Address/GPIO Direction Register (AGPIODIR) Bit Layout**

#### **Table 3-10. Address/GPIO Direction Register (AGPIODIR) Bit Functions**

<span id="page-34-4"></span><span id="page-34-1"></span>

#### **Figure 3-11. Address/GPIO Data Register (AGPIODATA) Bit Layout**

#### **Table 3-11. Address/GPIO Data Register (AGPIODATA) Bit Functions**

<span id="page-34-5"></span><span id="page-34-2"></span>

SPRS613–SEPTEMBER 2009 **www.ti.com**



#### <span id="page-35-0"></span>**3.7.3 EHPI General-Purpose I/O**

Six control lines of the External Parallel Bus can also be set as general-purpose I/O when the Parallel Port Mode bit field of the External Bus Selection Register is set to Nonmultiplexed EHPI (10) or Multiplexed EHPI mode (11). These pins are controlled by three registers: the enable register, EHPIGPIOEN, determines if the pins serve as GPIO or address (see [Figure](#page-35-1) 3-12); the direction register, EHPIGPIODIR, determines if the GPIO enabled pin is an input or output (see [Figure](#page-35-2) 3-13); and the data register, EHPIGPIODATA, determines the logic states of the pins in GPIO mode (see [Figure](#page-36-1) 3-14).



LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-12. EHPI GPIO Enable Register (EHPIGPIOEN) Bit Layout**

<span id="page-35-3"></span><span id="page-35-1"></span>

#### **Table 3-12. EHPI GPIO Enable Register (EHPIGPIOEN) Bit Functions**

LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-13. EHPI GPIO Direction Register (EHPIGPIODIR) Bit Layout**

R, 0000 0000 00 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0 R/W, 0

#### **Table 3-13. EHPI GPIO Direction Register (EHPIGPIODIR) Bit Functions**

<span id="page-35-4"></span><span id="page-35-2"></span>



LEGEND:  $R = Read, W = Write, n = value after reset$ 

#### **Figure 3-14. EHPI GPIO Data Register (EHPIGPIODATA) Bit Layout**
**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 3-14. EHPI GPIO Data Register (EHPIGPIODATA) Bit Functions**



## **3.8 System Register**

The system register (SYSR) provides control over certain device-specific functions. The register is located at port address 07FDh.



LEGEND:  $R = Read, W = Write, n = value after reset$ 

## **Figure 3-15. System Register Bit Locations**



## **Table 3-15. System Register Bit Fields**

## **3.9 USB Clock Generation**

The USB module can be clocked from either an Analog Phase-Locked Loop (APLL) or a Digital Phase-Locked Loop (DPLL). The APLL is the recommended USB clock source due to better noise tolerance and less long-term jitter than the DPLL. To maintain the backward compatibility, the DPLL is the power-up default clock source for the USB module.



**Figure 3-16. USB Clock Generation**



LEGEND:  $R = Read, W = Write, n = value after reset$ 

## **Figure 3-17. USB PLL Selection and Status Register Bit Layout**



## **Table 3-16. USB PLL Selection and Status Register Bit Functions**



LEGEND:  $R = Read, W = Write, n = value after reset$ 

## **Figure 3-18. USB APLL Clock Mode Register Bit Layout**

**INSTRUMENTS** 

**TEXAS** 

#### **www.ti.com** SPRS613–SEPTEMBER 2009





DIV, combined with MODE and K, defines the final PLL multiplication ratio M/D as indicated below. The USB APLL clock frequency can be simply expressed by [Equation](#page-38-0) 1.

 $F_{\text{USB APLL CLK}} = F_{\text{CLKIN}} \times (M/D)$ 

The multiplication factor M and the dividing factor D are defined in [Table](#page-38-1) 3-18.



<span id="page-38-1"></span><span id="page-38-0"></span>



The USB clock generation and the PLL switching scheme are discussed in detail in the TMS320VC5507/5509 DSP Universal Serial Bus (USB) Module Reference Guide (literature number [SPRU596](http://www.ti.com/lit/pdf/SPRU596)) and in the Using the USB APLL on the TMS320VC5507/5509A Application Report (literature number [SPRA997\)](http://www.ti.com/lit/pdf/SPRA997).

## **3.10 Memory-Mapped Registers**

The 5507 has 78 memory-mapped CPU registers that are mapped in data memory space address 0h to 4Fh. [Table](#page-39-0) 3-19 provides a list of the CPU memory-mapped registers (MMRs) available.

<span id="page-39-0"></span>

#### **Table 3-19. CPU Memory-Mapped Registers**

**TEXAS INSTRUMENTS** 

**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 3-19. CPU Memory-Mapped Registers (continued)**



Each 5507 device has a set of memory-mapped registers associated with peripherals as listed in [Table](#page-41-0) 3-20 through [Table](#page-51-0) 3-35. Some registers use less than 16 bits. When reading these registers, unused bits are always read as 0.

#### **NOTE**

The CPU access latency to the peripheral memory-mapped registers is 6 CPU cycles. Following peripheral register update(s), the CPU must wait at least 6 CPU cycles before attempting to use that peripheral. When more than one peripheral register is updated in a sequence, the CPU only needs to wait following the final register write. For example, if the EMIF is being reconfigured, the CPU must wait until the very last EMIF register update takes effect before trying to access the external memory. The users should consult the respective peripheral user's guide to determine if a peripheral requires additional time to initialize itself to the new configuration after the register updates take effect.

Before reading or writing to the USB register, the USB module has to be brought out of reset by setting bit 2 of the USB Idle Control and Status Register.

<span id="page-41-0"></span>

#### **Table 3-20. Idle Control, Status, and System Registers**

(1) Hardware reset; x denotes a "don't care'.





(1) Hardware reset; x denotes a "don't care."





**www.ti.com** SPRS613–SEPTEMBER 2009

## **Table 3-22. DMA Configuration Registers**



(1) Hardware reset: x denotes a "don't care."

Copyright © 2009, Texas Instruments Incorporated **Functional Overview** 43





## **Table 3-22. DMA Configuration Registers (continued)**

44 Functional Overview Copyright © 2009, Texas Instruments Incorporated

**TEXAS INSTRUMENTS** 

# **[SM320VC5507-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc5507-ep.html)**

**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 3-22. DMA Configuration Registers (continued)**

## **Table 3-23. Real-Time Clock Registers**



(1) Hardware reset; x denotes a "don't care."



#### **Table 3-24. Clock Generator**



(1) Hardware reset; x denotes a "don't care."

(2) DPLL is the power-up default USB clock source.

#### **Table 3-25. Timers**



(1) Hardware reset; x denotes a "don't care."

#### **Table 3-26. Multichannel Serial Port #0**



(1) Hardware reset; x denotes a "don't care."

Texas<br>Instruments

# **[SM320VC5507-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc5507-ep.html)**

**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 3-26. Multichannel Serial Port #0 (continued)**

## **Table 3-27. Multichannel Serial Port #1**



(1) Hardware reset; x denotes a "don't care."

Copyright © 2009, Texas Instruments Incorporated **Functional Overview** 47

Texas<br>Instruments

SPRS613–SEPTEMBER 2009 **www.ti.com**



## **Table 3-27. Multichannel Serial Port #1 (continued)**

#### **Table 3-28. Multichannel Serial Port #2**



(1) Hardware reset; x denotes a "don't care."

**TEXAS** 

**INSTRUMENTS** 

# **[SM320VC5507-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc5507-ep.html)**

**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 3-28. Multichannel Serial Port #2 (continued)**

#### **Table 3-29. GPIO**



(1) Hardware reset; x denotes a "don't care."

### **Table 3-30. Device Revision ID**



(1) x denotes a "don't care."

#### **Table 3-31. I <sup>2</sup>C Module Registers(1)**



 $(1)$ 1<sup>2</sup>C protocol compatible, no fail-safe buffer.

(2) Hardware reset; x denotes a "don't care."

Copyright © 2009, Texas Instruments Incorporated **Functional Overview** 49







## **Table 3-31. I <sup>2</sup>C Module Registers (1) (continued)**

(3) This register must be set by the user. The user may program the  $l^2C$ 's own address to any value, as long as the value does not conflict with the I<sup>2</sup>C addresses of other components connected to the I<sup>2</sup>C bus.

#### **Table 3-32. Watchdog Timer Registers**



(1) Hardware reset; x denotes a "don't care."

## **Table 3-33. USB Module Registers**



(1) Hardware reset; x denotes a "don't care."

The USB module must be brought out of reset by setting bit 2 of the USB Idle Control and Status Register before any USB module register read or write attempt.



SPRS613-SEPTEMBER 2009







Copyright © 2009, Texas Instruments Incorporated **Functional Overview** 51





#### **Table 3-33. USB Module Registers (continued)**

#### **Table 3-34. Analog-to-Digital Controller (ADC) Registers**



(1) Hardware reset; x denotes a "don't care."

#### **Table 3-35. External Bus Selection Register**

<span id="page-51-0"></span>

(1) Hardware reset; x denotes a "don't care."

 $(2)$  The reset value is 0000 0000 0000 0001 if GPIO0 = 1; the value is 0000 0000 0000 0011 if GPIO0 = 0.

## **3.12 Interrupts**

Vector-relative locations and priorities for all internal and external interrupts are shown in [Table](#page-51-1) 3-36.

<span id="page-51-1"></span>

#### **Table 3-36. Interrupt Table**

(1) Absolute addresses of the interrupt vector locations are determined by the contents of the IVPD and IVPH registers. Interrupt vectors for interrupts 0−15 and 24−31 are relative to IVPD. Interrupt vectors for interrupts 16−23 are relative to IVPH.

(2) The NMI pin is internally tied high. However, NMI interrupt vector can be used for SINT1 and Watchdog Timer Interrupt.



**www.ti.com** SPRS613–SEPTEMBER 2009

## $\text{INT4/RTC}^{(3)}$  SINT19 98 16 External interrupt #4 or RTC interrupt RINT2 | SINT12 | 60 17 McBSP #2 receive interrupt XINT2 | SINT13 | 68 | 18 | McBSP #2 transmit interrupt DMAC2 SINT20 A0 19 DMA Channel #2 interrupt DMAC3 SINT21 A8 20 DMA Channel #3 interrupt DMAC4 SINT14 70 21 DMA Channel #4 interrupt DMAC5 SINT15 78 22 DMA Channel #5 interrupt TINT1 SINT22 B0 23 Timer #1 interrupt IIC SINT23 B8 24 I <sup>2</sup>C interrupt DLOG SINT25 C8 25 Data log interrupt RTOS | SINT26 D0 26 Real–time operating system interrupt - SINT27 D8 27 Software interrupt #27 SINT28 E0 E0 28 Software interrupt #28 - SINT29 E8 29 Software interrupt #29 - SINT30 | F0 30 Software interrupt #30 SINT31 F8 F8 31 Software interrupt #31

## **Table 3-36. Interrupt Table (continued)**

(3) It is recommended that either the INT4 or RTC interrupt be used. If both INT4 and RTC interrupts are used, one interrupt event can potentially hold off the other interrupt. For example, if INT4 is asserted first and held low, the RTC interrupt will not be recognized until the INT4 pin is back to high-logic state again. The INT4 pin must be pulled high if only the RTC interrupt is used.

## **3.12.1 IFR and IER Registers**

The IFR0 (Interrupt Flag Register 0) and IER0 (Interrupt Enable Register 0) bit layouts are shown in [Figure](#page-52-0) 3-19.



LEGEND:  $R = Read$ ,  $W = Write$ ,  $n = value$  after reset

## **Figure 3-19. IFR0 and IER0 Bit Locations**

#### **Table 3-37. IFR0 and IER0 Register Bit Fields**

<span id="page-52-0"></span>

(1) It is possible to have active interrupts simultaneously from both the external INT3 source and the watchdog timer. When an interrupt is detected in this bit, the watchdog timer status register should be polled to determine if the watchdog timer is the interrupt source.

Copyright © 2009, Texas Instruments Incorporated Functional Overview 53

**EXAS NSTRUMENTS** 

#### SPRS613–SEPTEMBER 2009 **www.ti.com**

### **Table 3-37. IFR0 and IER0 Register Bit Fields (continued)**



The IFR1 (Interrupt Flag Register 1) and IER1 (Interrupt Enable Register 1) bit layouts are shown in [Figure](#page-53-0) 3-20.

#### **NOTE**

It is possible to have active interrupts simultaneously from both the external interrupt 4 (INT4) and the real-time clock (RTC). When an interrupt is detected in this bit, the real-time clock status register should be polled to determine if the real-time clock is the source of the interrupt.



LEGEND:  $R = Read$ ,  $W = Write$ ,  $n = value$  after reset

**\***Always write zeros.

#### **Figure 3-20. IFR1 and IER1 Bit Locations**

#### **Table 3-38. IFR1 and IER1 Register Bit Fields**

<span id="page-53-0"></span>



## **3.12.2 Interrupt Timing**

The external interrupts  $(\overline{\text{INT}[4:0]} )$  are synchronized to the CPU by way of a two-flip-flop synchronizer. The interrupt inputs are sampled on falling edges of the CPU clock. A sequence of 1-1-0-0-0 on consecutive cycles on the interrupt pin is required for an interrupt to be detected. Therefore, the minimum low pulse duration on the external interrupts on the 5507 is three CPU clock periods.

## **3.12.3 Waking Up From IDLE Condition**

One of the following four events can wake up the CPU from IDLE:

- Hardware Reset
- **External Interrupt**
- RTC Interrupt
- USB Event (Reset or Resume)

## **3.12.3.1 Waking Up From IDLE With Oscillator Disabled**

With an external interrupt, a RTC interrupt, or an USB resume/reset, the clock generation circuit wakes up the oscillator and enables the USB PLL to determine the oscillator stable time. In the case of the interrupt being disabled by clearing the associated bit in the Interrupt Enable Register (IERx), the CPU is not "woken up". If the interrupt due to the wake-up event is enabled, the interrupt is sent to the CPU only after the oscillator is stabilized and the USB PLL is locked. If the external interrupt serves as the wake-up event, the interrupt line must stay low for a minimum of 3 CPU cycles after the oscillator is stabilized to wake up the CPU. Otherwise, only the clock domain will wake up and another external interrupt will be needed to wake up the CPU.

Once out of IDLE, any system not using the USB should put the USB module in idle mode to reduce power consumption.

For more details on the SM320VC5507 oscillator-disable process, see the Disabling the Internal Oscillator on the TMS320VC5507/5509/5509A DSP application report (literature number [SPRA078](http://www.ti.com/lit/pdf/SPRA078)).

## **3.12.4 Idling Clock Domain When External Parallel Bus Operating in EHPI Mode**

The clock domain cannot be idled when the External Parallel Bus is operating in EHPI mode to ensure host access to the DSP memory. To work around this restriction, use the HIDL bit of the External Bus Selection Register (EBSR) with the CLKGENI bit of the Idle Control Register (ICR) to idle the clock domain.



## **4 Support**

## **4.1 Notices Concerning JTAG (IEEE 1149.1) Boundary Scan Test Capability**

## **4.1.1 Initialization Requirements for Boundary Scan Test**

The SM320VC5507 uses the JTAG port for boundary scan tests, emulation capability and factory test purposes. To use boundary scan test, the EMU0 and EMU1/OFF pins must be held LOW through a rising edge of the TRST signal prior to the first scan. This operation selects the appropriate TAP control for boundary scan. If at any time during a boundary scan test a rising edge of TRST occurs when EMU0 or EMU1/OFF are not low, a factory test mode may be selected preventing boundary scan test from being completed. For this reason, it is recommended that EMU0 and EMU1/OFF be pulled or driven low at all times during boundary scan test.

## **4.1.2 Boundary Scan Description Language (BSDL) Model**

BSDL models are available on the web in the TMS320VC5507 product folder under the "simulation models" section.

## **4.2 Documentation Support**

Extensive documentation supports all TMS320™ DSP family of devices from product announcement through applications development. The following types of documentation are available to support the design and use of the TMS320C5000™ platform of DSPs:

- TMS320C55x ™ DSP Functional Overview (literature number [SPRU312\)](http://www.ti.com/lit/pdf/SPRU312)
- Device-specific data sheets and data manuals
- Complete user's guides
- Development support tools
- Hardware and software application reports

TMS320C55x reference documentation includes, but is not limited to, the following:

- TMS320C55x DSP CPU Reference Guide (literature number [SPRU371](http://www.ti.com/lit/pdf/SPRU371))
- TMS320C55x DSP Mnemonic Instruction Set Reference Guide (literature number [SPRU374](http://www.ti.com/lit/pdf/SPRU374))
- TMS320C55x DSP Algebraic Instruction Set Reference Guide (literature number [SPRU375\)](http://www.ti.com/lit/pdf/SPRU375)
- TMS320C55x DSP Programmer's Guide (literature number [SPRU376\)](http://www.ti.com/lit/pdf/SPRU376)
- TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317](http://www.ti.com/lit/pdf/SPRU317))
- TMS320C55x Optimizing C/C++ Compiler User's Guide (literature number [SPRU281\)](http://www.ti.com/lit/pdf/SPRU281)
- TMS320C55x Assembly Language Tools User's Guide (literature number [SPRU280\)](http://www.ti.com/lit/pdf/SPRU280)
- TMS320C55x DSP Library Programmer's Reference (literature number [SPRU422\)](http://www.ti.com/lit/pdf/SPRU422)
- TMS320VC5507/5509 DSP Universal Serial Bus (USB) Module Reference Guide (literature number [SPRU596](http://www.ti.com/lit/pdf/SPRU596))
- Using the USB APLL on the TMS320VC5507/5509A Application Report (literature number [SPRA997](http://www.ti.com/lit/pdf/SPRA997))
- Using the TMS320VC5503/VC5507/VC5509/VC5509A Bootloader Application Report (literature number [SPRA375\)](http://www.ti.com/lit/pdf/SPRA375)
- Disabling the Internal Oscillator on the TMS320VC5507/5509/5509A DSP application report (literature number [SPRA078\)](http://www.ti.com/lit/pdf/SPRA078)
- Using the TMS320C5509/C5509A USB Bootloader Application Report (literature number [SPRA840](http://www.ti.com/lit/pdf/SPRA840))

The reference guides describe in detail the TMS320C55x™ DSP products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320™ DSP family of devices.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320™ DSP newsletter, Details on Signal Processing, is published quarterly and distributed to update TMS320™ DSP customers on product information.



**www.ti.com** SPRS613–SEPTEMBER 2009

Information regarding TI DSP products is also available on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL).

## **4.3 TMS320VC5507 Device Nomenclature**



 $†$  BGA = Ball Grid Array

LQFP = Low-Profile Quad Flatpack

‡ The ZHH mechanical package designator representsthe version of the GHH with PbFree soldered balls. The ZHH package devices are supported in the same speed grades as the GHH package devices (available upon request).

§ For actual device part numbers (P/Ns) and ordering information, see the Mechanical Data section of this document or the TI website (www.ti.com).

#### **Figure 4-1. Device Nomenclature for the TMS320VC5507**



## **5 Electrical Specifications**

This section provides the absolute maximum ratings and the recommended operating conditions for the SM320VC5507 DSP.

All electrical and switching characteristics in this data manual are valid over the recommended operating conditions unless otherwise specified.

The list of absolute maximum ratings are specified over operating case temperature. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section](#page-58-0) 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to  $V_{SS}$ . [Figure](#page-64-0) 5-1 provides the test load circuit values for a 3.3-V I/O.

## **5.1 ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)





**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.2 RECOMMENDED OPERATING CONDITIONS**

## <span id="page-58-0"></span>5.2.1 **Recommended Operating Conditions for**  $CV_{DD} = 1.2 V (108 MHz)$

over operating free-air temperature range (unless otherwise noted)



(1) USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 10 MHz; 3% for 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. Due to the fact that different voltage devices can be connected to the I<sup>2</sup>C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and depends on the associated  $V_{DD}$ .

(3) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.



# **5.2.2 Recommended Operating Conditions for CV**<sub>DD</sub> = 1.35 V (144 MHz)

over operating free-air temperature range (unless otherwise noted)



(1) USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 10 MHz; 3% for 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. Due to the fact that different voltage devices can be connected to the I<sup>2</sup>C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and depends on the associated  $V_{DD}$ .

(3) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.



**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.2.3** Recommended Operating Conditions for  $CV_{DD} = 1.6 V (200 MHz)$

over operating free-air temperature range (unless otherwise noted)



(1) USB PLL is susceptible to power supply ripple. The maximum allowable supply ripple is 1% for 1 Hz to 5 kHz; 1.5% for 5 kHz to 10 MHz; 3% for 10 MHz to 100 MHz, and less than 5% for 100 MHz or greater.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. Due to the fact that different voltage devices can be connected to the I<sup>2</sup>C bus, the level of logic 0 (low) and logic 1 (high) are not fixed and depends on the associated  $V_{DD}$ .

(3) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.

# **5.3 ELECTRICAL CHARACTERISTICS**

## **5.3.1 Electrical Characteristics Over Recommended Operating Case Temperature Range**  $$

over operating free-air temperature range (unless otherwise noted)



(1) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(3) CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are active. All other domains are idled.

(4) One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.

(5) In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Standby current will be higher if an external clock source tries to drive the X2/CLKIN pin during this time.

#### **www.ti.com** SPRS613–SEPTEMBER 2009

## **5.3.2 Electrical Characteristics Over Recommended Operating Case Temperature Range**  $$

over operating free-air temperature range (unless otherwise noted)



(1) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(3) CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are active. All other domains are idled.

(4) One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.

(5) In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Standby current will be higher if an external clock source tries to drive the X2/CLKIN pin during this time.



## **5.3.3 Electrical Characteristics Over Recommended Operating Case Temperature Range (200 MHz) (Unless Otherwise Noted)**

over operating free-air temperature range (unless otherwise noted)



(1) USB I/O pins DP and DN can tolerate a short circuit at D+ and D− to 0 V or 5 V, as long as the recommended series resistors (see [Figure](#page-103-0) 5-40 ) are connected between the D+ and DP (package), and the D− and DN (package). Do not apply a short circuit to the USB I/O pins DP and DN in absence of the series resistors.

(2) The I<sup>2</sup>C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.

(3) CPU executing 75% Dual MAC + 25% ADD with moderate data bus activity (table of sine values). CPU and CLKGEN (DPLL) domain are active. All other domains are idled.

(4) One word of a table of a 16-bit sine value is written to the EMIF every 250 ns (64 Mbps). Each EMIF output pin is connected to a 10-pF load.

(5) In CLKGEN domain idle mode, X2/CLKIN becomes output and is driven low to stop external crystals (if used) from oscillating. Standby current will be higher if an external clock source tries to drive the X2/CLKIN pin during this time.



**www.ti.com** SPRS613–SEPTEMBER 2009



NOTE: The data manual provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data manual timings.

Input requirements in this data manual are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

#### **Figure 5-1. 3.3-V Test Load Circuit**

## <span id="page-64-0"></span>**5.4 ESD Performance**

ESD stress levels were performed in compliance with the following JEDEC standards with the results indicated below:

- Charged Device Model (CDM), based on JEDEC Specification JESD22-C101, passed at ±500 V
- Human Body Model (HBM), based on JEDEC Specification JESD22-A114, passed at ±1500 V

**NOTE** According to industry research publications, ESD-CDM testing results show better correlation to manufacturing line and field failure rates than ESD-HBM testing. 500-V CDM is commonly considered as a safe passing level.

## **5.5 Timing Parameter Symbology**

Timing parameter symbols used in the timing requirements and switching characteristics tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:



x unknown, changing or don't care level

#### **Lowercase Subscripts and Their Meanings Letters and Symbols and Their Meanings**

## **5.6 Clock Options**

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two or four or multiplied by one of several values to generate the internal machine cycle.

## **5.6.1 Internal System Oscillator With External Crystal**

The internal oscillator is always enabled following a device reset. The oscillator requires an external crystal connected across the X1 and X2/CLKIN pins. If the internal oscillator is not used, an external clock source must be applied to the X2/CLKIN pin and the X1 pin should be left unconnected. Since the internal oscillator can be used as a clock source to the PLLs, the crystal oscillation frequency can be multiplied to generate the CPU clock and USB clock, if desired.

The crystal sho<br>resistance (ESF<br>some conditions<br>that Equation 2<br>Table 5-1.<br> $C_L = \frac{C_1 C_2}{C_1 + C_2}$ The crystal should be in fundamental-mode operation, and parallel resonant, with a maximum effective series resistance (ESR) specified in [Table](#page-65-0) 5-1. The connection of the required circuit is shown in [Figure](#page-65-1) 5-2. Under some conditions, all the components shown are not required. The capacitors,  $C_1$  and  $C_2$ , should be chosen such that [Equation](#page-65-2) 2 below is satisfied. C<sub>L</sub> in Equation 2 is the load specified for the crystal that is also specified in [Table](#page-65-0) 5-1.

<span id="page-65-2"></span>
$$
C_{L} = \frac{C_{1}C_{2}}{(C_{1} + C_{2})}
$$



**Figure 5-2. Internal System Oscillator With External Crystal**



<span id="page-65-1"></span><span id="page-65-0"></span>

Although the recommended ESR presented in [Table](#page-65-0) 5-1 is maximum, theoretically a crystal with a lower maximum ESR might seem to meet the requirement. It is recommended that crystals which meet the maximum ESR specification in [Table](#page-65-0) 5-1 are used.

## **5.6.2 Layout Considerations**

Since parasitic capacitance, inductance and resistance can be significant in any circuit, good PC board layout



(2)



practices should always be observed when planning trace routing to the discrete components used in the oscillator circuit. Specifically, the crystal and the associated discrete components should be located as close to the DSP as physically possible. Also, X1 and X2/CLKIN traces should be separated as soon as possible after routing away from the DSP to minimize parasitic capacitance between them, and a ground trace should be run between these two signal lines. This also helps to minimize stray capacitance between these two signals.

## **5.6.3 Clock Generation in Bypass Mode (DPLL Disabled)**

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of one, two, or four to generate the internal CPU clock cycle. The divide factor (D) is set in the BYPASS\_DIV field of the clock mode register. The contents of this field only affect clock generation while the device is in bypass mode. In this mode, the digital phase-locked loop (DPLL) clock synthesis is disabled.

[Table](#page-66-1) 5-2 and Table 5-3 assume testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see [Figure](#page-67-0) 5-3).

<span id="page-66-0"></span>

#### **Table 5-2. CLKIN Timing Requirements**

(1) This device utilizes a fully static design and therefore can operate with  $t<sub>c(C1)</sub>$  approaching ∞. If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in [Table](#page-65-0) 5-1 .

#### **Table 5-3. CLKOUT Switching Characteristics**

<span id="page-66-1"></span>

(1) It is recommended that the DPLL synthesized clocking option be used to obtain maximum operating frequency.

 $(2)$  D = 1/(PLL Bypass Divider)

(3) This device utilizes a fully static design and therefore can operate with t<sub>c(CO)</sub> approaching ∞. If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in [Table](#page-65-0) 5-1 .





NOTE A: The relationship of X2/CLKIN to CLKOUT depends on the PLL bypass divide factor chosen for the CLKMD register. The wavefo rm relationship shown in Figure 53 is intended to illustrate the timing parameters based on CLKOUT = 1/2(CLKIN) configuration.

**Figure 5-3. Bypass Mode Clock Timings**

## <span id="page-67-0"></span>**5.6.4 Clock Generation in Lock Mode (DPLL Synthesis Enabled)**

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a synthesis factor of N to

generate the internal CPU clock cycle. The synthesis factor is determined by:\n
$$
N = \frac{M}{D_L}
$$
\n(3)

Where:

1. M = the multiply factor set in the PLL\_MULT field of the clock mode register

2.  $D_L$  = the divide factor set in the PLL\_DIV field of the clock mode register

Valid values for M are (multiply by) 2 to 31. Valid values for DL are (divide by) 1, 2, 3, and 4.

For detailed information on clock generation configuration, see the TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317](http://www.ti.com/lit/pdf/SPRU317)).

[Table](#page-68-0) 5-4 and Table 5-5 assume testing over recommended operating conditions and H =  $0.5t_{c(CO)}$  (see [Figure](#page-68-1) 5-4).



<span id="page-67-1"></span>

(1) This device utilizes a fully static design and therefore can operate with  $t<sub>c(C1)</sub>$  approaching ∞. If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in [Table](#page-65-0) 5-1 .

 $\Delta S$ 

**STRUMENTS** 

#### **www.ti.com** SPRS613–SEPTEMBER 2009

<span id="page-68-0"></span>



(1) N = Clock frequency synthesis factor



NOTE A: The relationship of X2/CLKIN to CLKOUT depends on the PLL multiply and divide factor chosen for the CLKMD register. The waveform relationship shown in Figure 53 is intended to illustrate the timing parameters based on CLKOUT = 1xCLKIN configuration.

#### **Figure 5-4. External Multiply-by-N Clock Timings**

## **5.6.5 Real-Time Clock Oscillator With External Crystal**

<span id="page-68-1"></span>**5.6.5 Real-T**<br>The real-time cl<br>connected acro<br>crystal and two<br>that Equation 4<br> $C_{L} = \frac{C_{L}C_{2}}{(C_{L}+C_{L})}$ The real-time clock module includes an oscillator circuit. The oscillator requires an external 32.768-kHz crystal connected across the RTCINX1 and RTCINX2 pins. The connection of the required circuit, consisting of the crystal and two load capacitors, is shown in [Figure](#page-69-0) 5-5. The load capacitors, C<sub>1</sub> and C<sub>2</sub>, should be chosen such that [Equation](#page-68-2) 4 below is satisfied. C<sub>L</sub> in Equation 4 is the load specified for the crystal.

<span id="page-68-2"></span>
$$
C_{L} = \frac{C_{1}C_{2}}{(C_{1} + C_{2})}
$$
\n(4)



**Figure 5-5. Real-Time Clock Oscillator With External Crystal**

#### **NOTE**

The RTC can be idled by not supplying its 32-kHz oscillator signal. In order to keep RTC power dissipation to a minimum when the RTC module is not used, it is recommended that the RTC module be powered up, the RTC input pin (RTCINX1) be pulled low, and the RTC output pin (RTCINX2) be left floating.

## **Table 5-6. Recommended RTC Crystal Parameters**

<span id="page-69-0"></span>

(1) ESR must be 200 kΩ or greater at frequencies other than 32.768 kHz. Otherwise, oscillations at overtone frequencies may occur.

## **5.7 Memory Interface Timings**

## **5.7.1 Asynchronous Memory Timings**

[Table](#page-69-1) 5-7 and [Table](#page-69-2) 5-8 assume testing over recommended operating conditions (see [Figure](#page-71-0) 5-6 and [Figure](#page-71-1) 5-7).

<span id="page-69-1"></span>

#### **Table 5-7. Asynchronous Memory Cycle Timing Requirements**

(1) To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

#### **Table 5-8. Asynchronous Memory Cycle Switching Characteristics**

<span id="page-69-2"></span>

**www.ti.com** SPRS613–SEPTEMBER 2009



† CLKOUT is equal to CPU clock

Texas

INSTRUMENTS

 $\frac{1}{2}$ CEx becomes active depending on the memory address space being accessed § A[13:0] for LQFP



**TEXAS INSTRUMENTS** 

<span id="page-71-0"></span>SPRS613–SEPTEMBER 2009 **www.ti.com**



† CLKOUT is equal to CPU clock

‡ CEx becomes active depending on the memory address space being accessed § A[13:0] for LQFP



## <span id="page-71-1"></span>**5.7.2 Synchronous DRAM (SDRAM) Timings**

[Table](#page-71-2) 5-9 and [Table](#page-71-3) 5-10 assume testing over recommended operating conditions (see [Figure](#page-73-0) 5-8 through [Figure](#page-78-0) 5-14).



<span id="page-71-2"></span>

(1) Maximum SDRAM operating frequency = 108 MHz. Actual attainable maximum operating frequency will depend on the quality of the PC board design and the memory chip timing requirement.

(2) Maximum SDRAM operating frequency = 133 MHz. Actual attainable maximum operating frequency will depend on the quality of the PC board design and the memory chip timing requirement.



<span id="page-71-3"></span>
XAS **NSTRUMENTS** 

**www.ti.com** SPRS613–SEPTEMBER 2009







† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain active until the next access that is not an SDRAM read occurs.

## **Figure 5-8. Three SDRAM Read Commands**

**EXAS NSTRUMENTS** 

SPRS613–SEPTEMBER 2009 **www.ti.com**



† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain active until the next access that is not an SDRAM read occurs.

#### **Figure 5-9. Three SDRAM WRT Commands**



**www.ti.com** SPRS613–SEPTEMBER 2009



† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain active until the next access that is not an SDRAM read occurs.

## **Figure 5-10. SDRAM ACTV Command**

**EXAS** 



† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals r emain active until the next access that is not an SDRAM read occurs.

#### **Figure 5-11. SDRAM DCAB Command**





**www.ti.com** SPRS613–SEPTEMBER 2009



† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals remain active until the next access that is not an SDRAM read occurs.

## **Figure 5-12. SDRAM REFR Command**

**EXAS INSTRUMENTS** 

SPRS613–SEPTEMBER 2009 **www.ti.com**



† The chip enable that becomes active depends on the address being accessed.

‡ All BE[1:0] signals are driven low (active) during reads. Byte manipulation of the read data is performed inside the EMIF. These signals remain active until the next access that is not an SDRAM read occurs.

§ Write burst length = 1 Read latency  $= 3$ 

Burst type  $= 0$  (serial)

Burst length = 1

#### **Figure 5-13. SDRAM MRS Command**



**www.ti.com** SPRS613–SEPTEMBER 2009





## **5.8 Reset Timings**

## **5.8.1 Power-Up Reset (On-Chip Oscillator Active)**

[Table](#page-78-0) 5-11 assumes testing over recommended operating conditions (see [Figure](#page-79-0) 5-15).



<span id="page-78-0"></span>

(1) Oscillator stable time depends on the crystal characteristic (i.e., frequency, ESR, etc.) which varies from one crystal manufacturer to another. Based on the crystal characteristics, the oscillator stable time can be in the range of a few to 10s of ms. A reset circuit with 100-ms or more delay time will ensure the oscillator stabilized before the RESET goes high.

(2)  $P = 1/(input clock frequency)$  in ns. For example, when input clock is 12 MHz,  $P = 83.33$  ns.





## <span id="page-79-0"></span>**5.8.2 Power-Up Reset (On-Chip Oscillator Inactive)**

[Table](#page-79-1) 5-12 and [Table](#page-79-2) 5-13 assume testing over recommended operating conditions (see [Figure](#page-79-3) 5-16).

## **Table 5-12. Power-Up Reset (On-Chip Oscillator Inactive) Timing Requirements**

<span id="page-79-1"></span>

(1)  $P = 1/(input clock frequency)$  in ns. For example, when input clock is 12 MHz,  $P = 83.33$  ns.

#### **Table 5-13. Power-Up Reset (On-Chip Oscillator Inactive) Switching Characteristics**

<span id="page-79-2"></span>

**Figure 5-16. Power-Up Reset (On-Chip Oscillator Inactive) Timings**

## <span id="page-79-3"></span>**5.8.3 Warm Reset**

[Table](#page-79-4) 5-14 and [Table](#page-80-0) 5-15 assume testing over recommended operating conditions (see [Figure](#page-80-1) 5-17).

#### **Table 5-14. Reset Timing Requirements**

<span id="page-79-4"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.



**www.ti.com** SPRS613–SEPTEMBER 2009

## **Table 5-15. Reset Switching Characteristics(1)**

<span id="page-80-0"></span>

(1)  $P = 1/CPU clock frequency in ns. For example, when CPU is running at 200 MHz,  $P = 5$  ns.$ 

 $(2)$  BK group: Pins with bus keepers, holds previous state during reset. Following low-to-high transition of  $\overline{\text{REST}}$ , these pins go to their post-reset logic state.

BK group pins: A'[0], A[15:0], D[15:0], C[14:2], C0, GPIO5, DX1, and DX2

(3) High group: Following low-to-high transition of RESET, these pins go to logic-high state.

High group pins: C1[HPI.HINT], XF

(4) Z group: Bidirectional pins which become input or output pins. Following low-to-high transition of RESET, these pins go to high-impedance state.

Z group pins: C1[EMIF.AOE], GPIO[7:6, 4:0], TIN/TOUT0, SDA, SCL, CLKR0, FSR0, CLKX0, DX0, FSX0, FSX2, CLKX2, FSR2, DR2, CLKR2, FSX1, CLKX1, FSR1, DR1, CLKR1, A[20:16]



† BK group pins: A'[0], A[15:0], D[15:0], C[14:2], C0, GPIO5, DX1, and DX2

‡ High group pins: C1[HPI.HINT], XF

§ Z group pins: C1[EMIF.AOE], GPIO[7:6, 4:0], TIN/TOUT0, SDA, SCL, CLKR0, FSR0, CLKX0, DX0, FSX0, FSX2, CLKX2, FSR2, DR2, CLKR2, FSX1, CLKX1, FSR1, DR1, CLKR1, A[20:16]

#### **Figure 5-17. Reset Timings**

## <span id="page-80-1"></span>**5.9 External Interrupt Timings**

[Table](#page-80-2) 5-16 assumes testing over recommended operating conditions (see [Figure](#page-81-0) 5-18).



<span id="page-80-2"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.



**Figure 5-18. External Interrupt Timings**

# <span id="page-81-0"></span>**5.10 Wake-Up From IDLE**

 $^{(2)}$ assumes testing over recommended operating conditions (see [Figure](#page-81-1) 5-19).

## **Table 5-17. Wake-Up From IDLE Switching Characteristics(1)**



(2)  $P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.$ 

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.

(2) Estimated data based on 12-MHz crystal used with on-chip oscillator at 25°C. This number will vary based on the actual crystal characteristics operating condition and the PC board layout and the parasitics.

(3) Following the clock generation domain idle, the  $\overline{\text{INTx}}$  becomes level-sensitive and stays that way until the low-to-high transition of  $\overline{\text{INTx}}$ following the CPU wake-up. Holding the INTx low longer than minimum requirement will send more than one interrupt to the CPU. The number of interrupts sent to the CPU depends on the INTx-low time following the CPU wake-up from IDLE.



**Figure 5-19. Wake-Up From IDLE Timings**

# <span id="page-81-1"></span>**5.11 XF Timings**

[Table](#page-81-2) 5-18 assumes testing over recommended operating conditions (see [Figure](#page-81-3) 5-20).



<span id="page-81-2"></span>



<span id="page-81-3"></span>† CLKOUT reflects the CPU clock.





**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.12 General-Purpose Input/Output (GPIOx) Timings**

[Table](#page-82-0) 5-19 and [Table](#page-82-1) 5-20 assume testing over recommended operating conditions (see [Figure](#page-82-2) 5-21).

#### **Table 5-19. GPIO Pins Configured as Inputs Timing Requirements**

<span id="page-82-0"></span>

(1) AGPIO pins: A[15:0]

(2) EHPIGPIO pins: C13, C10, C7, C5, C4, and C0

#### **Table 5-20. GPIO Pins Configured as Outputs Switching Characteristics**

<span id="page-82-1"></span>

(1) AGPIO pins: A[15:0]

(2) EHPIGPIO pins: C13, C10, C7, C5, C4, and C0



<span id="page-82-2"></span>† CLKOUT reflects the CPU clock.





# **5.13 TIN/TOUT Timings (Timer0 Only)**

[Table](#page-83-0) 5-21 and [Table](#page-83-1) 5-22 assume testing over recommended operating conditions (see [Figure](#page-83-2) 5-22 and [Figure](#page-83-3) 5-23).

## **Table 5-21. TIN/TOUT Pins Configured as Inputs Timing Requirements(1) (2)**

<span id="page-83-0"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.

 $(2)$  Only the Timer0 signal is externally available. The Timer1 signal is internally terminated and is not available for external use.

# **Table 5-22. TIN/TOUT Pins Configured as Outputs Switching Characteristics(1) (2) (3)**

<span id="page-83-1"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.

(2) Only the Timer0 signal is externally available. The Timer1 signal is internally terminated and is not available for external use.

(3) For proper operation of the TIN/TOUT pin configured as an output, the timer period must be configured for at least 4 cycles.

<span id="page-83-2"></span>

<span id="page-83-3"></span>**Figure 5-23. TIN/TOUT Timings When Configured as Outputs**



**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.14 Multichannel Buffered Serial Port (McBSP) Timings**

## **5.14.1 McBSP0 Timings**

[Table](#page-84-0) 5-23 and [Table](#page-84-1) 5-24 assume testing over recommended operating conditions (see [Figure](#page-88-0) 5-24 and [Figure](#page-88-1) 5-25).

<span id="page-84-0"></span>



(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $P = 1/CPU clock frequency$ . For example, when running parts at 200 MHz, use  $P = 5$  ns.

# **Table 5-24. McBSP0 Switching Characteristics(1) (2)**

<span id="page-84-1"></span>

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $P = 1/CPU$  clock frequency. For example, when running parts at 200 MHz, use P = 5 ns.

(3) T=CLKRX period =  $(1 + CLKGDV) * P$ 

C=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* P when CLKGDV is even D=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) \* P when CLKGDV is even

Copyright © 2009, Texas Instruments Incorporated **Electrical Specifications** 85

**EXAS INSTRUMENTS** 





(4) See the TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317\)](http://www.ti.com/lit/pdf/SPRU317) for a description of the DX enable (DXENA) and data delay features of the McBSP.

## **5.14.2 McBSP1 and McBSP2 Timings**

[Table](#page-85-0) 5-25 and [Table](#page-86-0) 5-26 assume testing over recommended operating conditions (see [Figure](#page-88-0) 5-24 and [Figure](#page-88-1) 5-25).



<span id="page-85-0"></span>

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $P = 1/CPU$  clock frequency. For example, when running parts at 200 MHz, use P = 5 ns.



**www.ti.com** SPRS613–SEPTEMBER 2009



## **Table 5-25. McBSP1 and McBSP2 Timing Requirements (1) (continued)**

# **Table 5-26. McBSP0 Switching Characteristics(1) (2)**

<span id="page-86-0"></span>

(1) Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

(2)  $P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use  $P = 5$  ns.$ 

 $(3)$  T=CLKRX period =  $(1 + CLKGDV) * P$ C=CLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* P when CLKGDV is even

D=CLKRX high pulse width = T/2 when CLKGDV is odd or zero and =  $(CLKGDV/2 + 1) * P$  when CLKGDV is even (4) See the TMS320C55x DSP Peripherals Overview Reference Guide (literature number [SPRU317\)](http://www.ti.com/lit/pdf/SPRU317) for a description of the DX enable (DXENA) and data delay features of the McBSP.

SPRS613–SEPTEMBER 2009 **www.ti.com**













<span id="page-88-0"></span>**www.ti.com** SPRS613–SEPTEMBER 2009



**Figure 5-25. McBSP Transmit Timings**

## <span id="page-88-1"></span>**5.14.3 McBSP as SPI Master or Slave Timings**

[Table](#page-88-2) 5-27 to [Table](#page-92-0) 5-34 assume testing over recommended operating conditions (see [Figure](#page-89-0) 5-26 through [Figure](#page-93-0) 5-29).

**Table 5-27. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)(1) (2)**

<span id="page-88-2"></span>

NO.			$CVDD = 1.2 V$ $CVDD = 1.35 V$				$CV_{DD} = 1.6 V$				
			<b>MASTER</b>		<b>SLAVE</b>		<b>MASTER</b>		<b>SLAVE</b>		<b>UNIT</b>
			<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	<b>MIN</b>	<b>MAX</b>	
MC23	t <sub>su (DRV–CKXL)</sub>	Setup time, DR valid before CLKX low	15		$3 - 6P$		10		$3 - 6P$		ns
MC <sub>24</sub>	t <sub>h</sub> (CKXL-DRV)	Hold time, DR valid after CLKX low			$3 + 6P$		0		$3 + 6P$		ns
MC <sub>25</sub>	$I_{\text{SU}}$ (FXL-CKXH)	Setup time, FSX low before CLKX high			5				5		ns
MC26	$I_{C}$ (CKX)	Cycle time, CLKX	2P		16P		2P		16P		ns

(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)  $P = 1/CPU$  clock frequency. For example, when running parts at 200 MHz, use  $P = 5$  ns.



## Table 5-28. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)<sup>(1)</sup> (2)



(1) For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)  $P = 1/CPU$  clock frequency. For example, when running parts at 200 MHz, use  $P = 5$  ns.

(3)  $T = \text{CLKX period} = (1 + \text{CLKGDV}) * 2P$ 

 $C = CLKX$  low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2)  $*$  2P when CLKGDV is even

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for master McBSP

 $CLKXM = CLKRM = FSKM = FSRM = 0$  for slave McBSP

(5) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



<span id="page-89-0"></span>**Figure 5-26. McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0**



**www.ti.com** SPRS613–SEPTEMBER 2009

## **Table 5-29. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)(1) (2)**



(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)  $P = 1/CPU clock frequency$ . For example, when running parts at 200 MHz, use  $P = 5$  ns.

# Table 5-30. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP =  $0^{(1)(2)}$



(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.

 $(2)$  P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns.

 $(3)$  T = CLKX period =  $(1 + CLKGDV) * 2P$ 

 $C = CLKX$  low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2)  $*$  2P when CLKGDV is even

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for master McBSP

 $CLKXM = CLKRM = FSSM = FSRM = 0$  for slave McBSP

<sup>(5)</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



**Figure 5-27. McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0**



## **Table 5-31. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)(1) (2)**



(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)  $P = 1/CPU clock frequency$ . For example, when running parts at 200 MHz, use  $P = 5$  ns.

# Table 5-32. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP =  $1)^{(1)(2)}$



(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.<br>(2) P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns.

 $P = 1/CPU$  clock frequency. For example, when running parts at 200 MHz, use  $P = 5$  ns.

(3)  $T = \text{CLKX period} = (1 + \text{CLKGDV}) * 2P$ 

 $C = CLKX$  low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2)  $*$  2P when CLKGDV is even

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for master McBSP

 $CLKXM = CLKRM = FSKM = FSRM = 0$  for slave McBSP

(5) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



**Figure 5-28. McBSP Timings as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1**

## **Table 5-33. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)(1) (2)**



(1) For all SPI slave modes, CLKG is programmed as  $1/2$  of the CPU clock by setting CLKSM = CLKGDV = 1.

(2)  $P = 1/CPU clock frequency$ . For example, when running parts at 200 MHz, use  $P = 5$  ns.

## Table 5-34. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)<sup>(1)</sup> (2)

<span id="page-92-0"></span>

(1) For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

(2) P = 1/CPU clock frequency. For example, when running parts at 200 MHz, use P = 5 ns.

 $(3)$  T = CLKX period =  $(1 + CLKGDV) * 2P$ 

 $C = \text{CLKX}$  low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) \* 2P when CLKGDV is even

(4) FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

 $CLKXM = FSXM = 1$ ,  $CLKRM = FSRM = 0$  for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

(5) FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



**Figure 5-29. McBSP Timings as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1**

## <span id="page-93-0"></span>**5.14.4 McBSP General-Purpose I/O Timings**

[Table](#page-93-1) 5-35 and [Table](#page-93-2) 5-36 assume testing over recommended operating conditions (see [Figure](#page-93-3) 5-30).

#### **Table 5-35. McBSP General-Purpose I/O Timing Requirements**

<span id="page-93-1"></span>

(1) MGPIOx refers to CLKRx, FSRx, DRx, CLKXx, or FSXx when configured as a general-purpose input.

#### **Table 5-36. McBSP General-Purpose I/O Switching Characteristics**

<span id="page-93-2"></span>

(1) MGPIOx refers to CLKRx, FSRx, CLKXx, FSXx, or DXx when configured as a general-purpose output.



<sup>†</sup> CLKOUT reflects the CPU clock.

<span id="page-93-3"></span>#MGPIOx refers to CLKRx, FSRx, DRx, CLKXx, or FSXx when configured as a general-purpose input. § MGPIOx refers to CLKRx, FSRx, CLKXx, FSXx, or DXx when configured as a general-purpose output.

**Figure 5-30. McBSP General-Purpose I/O Timings**



**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.15 Enhanced Host-Port Interface (EHPI) Timings**

[Table](#page-94-0) 5-37 and [Table](#page-94-1) 5-38 assume testing over recommended operating conditions (see [Figure](#page-95-0) 5-31 through [Figure](#page-99-0) 5-36).

<span id="page-94-0"></span>

#### **Table 5-37. EHPI Timing Requirements**

(1)  $P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.$ 

#### **Table 5-38. EHPI Switching Characteristics**

<span id="page-94-1"></span>

(1)  $P = 1/CPU$  clock frequency in ns. For example, when running parts at 200 MHz, use  $P = 5$  ns.<br>(2) EHPI latency is dependent on the number of DMA channels active, their priorities and their sou

EHPI latency is dependent on the number of DMA channels active, their priorities and their source/destination ports. The latency shown assumes no competing CPU or DMA activity to the memory resource being accessed by the EHPI.



† CLKOUT reflects the CPU clock.

## **Figure 5-31. HINT Timings**



<span id="page-95-0"></span>SPRS613–SEPTEMBER 2009 **www.ti.com**



NOTES: A. Any non-multiplexed access with HCNTL0 low will result in HPIC register access. For data read or write, HCNTL0 must stay high during the EHPI access.

B. The falling edge of HCS must occur concurrent with or before the falling edge of HDS. The rising edge of HCS must occur concurrent with or after the rising edge of HDS. If HDS1 and/or HDS2 are tied permanently active and HCS is used as a strobe, the timing requirements shown for HDS apply to HCS. HRDY is always driven to the same value as its internal state.

**Figure 5-32. EHPI Nonmultiplexed Read/Write Timings**



**www.ti.com** SPRS613–SEPTEMBER 2009



NOTE: The falling edge of HCS must occur concurrent with or before the falling edge of HDS. The rising edge of HCS must occur concurrent with or after the rising edge of HDS. If HDS1 and/or HDS2 are tied permanently active and HCS is used as a strobe, the timing requirements shown for HDS apply to HCS. HRDY is always driven to the same value as its internal state.

**Figure 5-33. EHPI Multiplexed Memory (HPID) Read/Write Timings Without Autoincrement**





NOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the host will always indicate the base address.

B. In autoincrement mode, if HBE[1:0] are used to access the data as 8-bit-wide units, the HPIA increments only following each high byte (HBE1 low) access.

C. The falling edge of HCS must occur concurrent with or before the falling edge of HDS. The rising edge of HCS must occur concurrent with or after the rising edge of HDS. If HDS1 and/or HDS2 are tied permanently active and HCS is used as a strobe, the timing requirements shown for HDS apply to HCS. HRDY is always driven to the same value as its internal state.

**Figure 5-34. EHPI Multiplexed Memory (HPID) Read Timings With Autoincrement**



**www.ti.com** SPRS613–SEPTEMBER 2009



NOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the host will always indicate the base address.

B. The falling edge of HCS must occur concurrent with or before the falling edge of HDS. The rising edge of HCS must occur concurrent with or after the rising edge of HDS. If HDS1 and/or HDS2 are tied permanently active and HCSis used as a strobe, the timing requirements shown for HDS apply to HCS. HRDY is always driven to the same value as its internal state.

**Figure 5-35. EHPI Multiplexed Memory (HPID) Write Timings With Autoincrement**







- <span id="page-99-0"></span>NOTES: A. During autoincrement mode, although the EHPI internally increments the memory address, reads of the HPIA register by the host will always indicate the base address.
	- B. The falling edge of HCS must occur concurrent with or before the falling edge of HDS. The rising edge of HCS must occur concurrent with or after the rising edge of HDS. If HDS1 and/or HDS2 are tied permanently active and HCS is used as a strobe, the timing requirements shown for HDS apply to HCS. HRDY is always driven to the same value as its internal state.

**Figure 5-36. EHPI Multiplexed Register Read/Write Timings**



**www.ti.com** SPRS613–SEPTEMBER 2009

## **5.16 I <sup>2</sup>C Timings**

[Table](#page-100-0) 5-39 and [Table](#page-100-0) 5-39 assume testing over recommended operating conditions (see [Figure](#page-101-0) 5-37 and [Figure](#page-102-0) 5-38).

<span id="page-100-0"></span>

#### **Table 5-39. I <sup>2</sup>C Signals (SDA and SCL) Timing Requirements**

(1) A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement t<sub>su(SDA-SCLH)</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max +  $t_{\text{SU(SDA-SCLH)}} = 1000 + 250 = 1250$  ns (according to the Standard-mode I<sup>2</sup>C-Bus Specification) before the SCL line is released.

(2) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IHmin</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

(3) The maximum t<sub>h(SDA-SCLL)</sub> has only to be met if the device does not stretch the LOW period  $[t_{w(SCLL)}]$  of the SCL signal.

(4)  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.





**Figure 5-37. I <sup>2</sup>C Receive Timings**

<span id="page-101-0"></span>

## **Table 5-40. I <sup>2</sup>C Signals (SDA and SCL) Timing Requirements**

(1)  $C_b$  = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.



**www.ti.com** SPRS613–SEPTEMBER 2009



**Figure 5-38. I <sup>2</sup>C Transmit Timings**

## <span id="page-102-0"></span>**5.17 Universal Serial Bus (USB) Timings**

[Table](#page-102-1) 5-41 assumes testing over recommended operating conditions (see [Figure](#page-103-0) 5-39 and [Figure](#page-103-1) 5-40).

<span id="page-102-1"></span>

			$CV_{DD} = 1.2 V$ $CV_{DD} = 1.35 V$ <b>FULL SPEED</b> 12Mbps			$CVDD = 1.6 V$ <b>FULL SPEED</b> 12Mbps			<b>UNIT</b>
NO.									
			<b>MIN</b>	<b>TYP</b> <b>MAX</b>		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	
U1	t,	Rise time of DP and DN signals $(1)$	4		20	$\overline{4}$		20	ns
U <sub>2</sub>		Fall time of DP and DN signals <sup>(1)</sup>	4		20	4		20	ns
	$t_{RFM}$	Rise/Fall time matching $(2)$	90	111.11		90		111.11	$\%$
	<b>V<sub>CRS</sub></b>	Output signal cross-over voltage <sup>(1)</sup>	1.3		2	1.3		2	$\vee$
	t <sub>ir</sub>	Differential propagation jitter <sup>(3)</sup> <sup>(4)</sup>	$-2$		2	$-2$		2	ns
	$f_{\rm op}$	Operating frequency (full speed mode)		12			12		Mb/s
U3	$R_{s(DP)}$	Series resistor		24			24		W
U4	$R_{\text{S(DN)}}$	Series resistor		24			24		W
U <sub>5</sub>	$C_{\text{edge}(DP)}$	Edge rate control capacitor		22			22		pF
U6	$C_{\text{edge}(\text{DN})}$	Edge rate control capacitor		22			22		pF

**Table 5-41. Universal Serial Bus (USB) Characteristics**

(1)  $C_L = 50 \text{ pF}$ 

 $(2)$ <br> $(3)$ <br> $(4)$ /t<sub>f</sub>) x 100

(3) t<sub>px(1)</sub> − t<sub>px(0)</sub><br>(4) USB PLL is susceptible to power supply ripple, refer to recommend operating conditions for allowable supply ripple to meet the USB peak-to-peak jitter specification.



**Figure 5-39. USB Timings**



<span id="page-103-0"></span>

NOTES: A. A full-speed buffer is measured with the load shown. B.  $C_L = 50 pF$ 

#### **Figure 5-40. Full-Speed Loads**

## <span id="page-103-1"></span>**5.18 ADC Timings**

[Table](#page-103-2) 5-42 assumes testing over recommended operating conditions.



<span id="page-103-2"></span>



## **6 Mechanical Data**

## **6.1 Package Thermal Resistance Characteristics**

[Table](#page-104-0) 6-1 and [Table](#page-104-1) 6-2 provide the estimated thermal resistance characteristics for the SM320VC5507 DSP package types.

<span id="page-104-0"></span>

#### **Table 6-1. Thermal Resistance Characteristics (Ambient)**

(1) Board types are as defined by JEDEC. Reference JEDEC Standard JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements.

#### **Table 6-2. Thermal Resistance Characteristics (Case)**

<span id="page-104-1"></span>

(1) Board types are as defined by JEDEC. Reference JEDEC Standard JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements.

#### **6.2 Packaging Information**

The following packaging information reflects the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.

**www.ti.com** SPRS613–SEPTEMBER 2009



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996

## **PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK**



- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-026



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated