









SN54HC112, SN74HC112

JAJSNX0H - DECEMBER 1982 - REVISED JUNE 2022

SNx4HC112 クリアとプリセット搭載、デュアル、J-K、ネガティブ・エッジ・ トリガ・フリップ・フロップ

1 特長

- 幅広い動作電圧範囲:2V~6V
- 出力は最大 10 個の LSTTL 負荷を駆動可能
- 低消費電力、I_{CC}:40µA 以下
- t_{pd} = 13ns (標準値)
- 5V で ±4mA の出力駆動能力
- 低い入力電流:最大 1µA


2 概要

HC112 デバイスには、2 つの独立した J-K ネガティブ・エ ッジ・トリガ・フリップ・フロップが含まれています。その他の 入力のレベルに関係なく、プリセット (PRE) 入力を LOW レベルにすると出力は HIGH になり、クリア (CLR) 入力を LOW レベルにすると出力は LOW になります。 PRE と CLR が非アクティブ (HIGH) の場合、セットアップ時間の 要件を満たす J 入力とK 入力のデータは、クロック (CLK) パルスの負方向エッジで出力に転送されます。クロックのト リガは電圧レベルで発生し、CLK パルスの立ち下がり時 間とは直接関係しません。ホールド時間が経過した後、J 入力と K 入力のデータは、出力のレベルに影響を及ぼさ ずに変化させることができます。これらの汎用フリップ・フロ ップは、JとKをHIGHに接続することで、トグル・フリッ プ・フロップとしての動作を実行します。

制品情報

	それ 田田 十	ж				
部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)				
SN54HC112J	CDIP (16)	24.38mm × 6.92mm				
SN74HC112D	SOIC (16)	9.90mm × 3.90mm				
SN74HC112N	PDIP (16)	19.31mm × 6.35mm				
SN54HC112FK	LCCC (20)	8.89mm × 8.45mm				
SN54HC112W	CFP (16)	10.16mm × 6.73mm				

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。



機能ブロック図



Table of Contents

1 特長	1	7.1 Overview	9
2 概要		7.2 Functional Block Diagram	
3 Revision History		7.3 Device Functional Modes	<u>ç</u>
4 Pin Configuration and Functions		8 Power Supply Recommendations	10
5 Specifications		9 Layout	10
5.1 Absolute Maximum Ratings		9.1 Layout Guidelines	
5.2 Recommended Operating Conditions ⁽²⁾		10 Device and Documentation Support	11
5.3 Thermal Information		10.1 Receiving Notification of Documentation Update	es <mark>1</mark> 1
5.4 Electrical Characteristics		10.2 サポート・リソース	11
5.5 Timing Requirements		10.3 Trademarks	11
5.6 Switching Characteristics		10.4 Electrostatic Discharge Caution	1 1
5.7 Operating Characteristics		10.5 Glossary	
6 Parameter Measurement Information		11 Mechanical, Packaging, and Orderable	
7 Detailed Description		Information	11


3 Revision History

沓料丞呈末尾の茁字けみ訂を表しています。その改訂履歴は英語版に進じています。


 Junction-to-ambient thermal resistance values increased. D was 73 is now 117.2, N was 6 	7 is now 89.14
Changes from Revision G (February 2022) to Revision H (June 2022)	Page



4 Pin Configuration and Functions



J, D, N, W package 16-Pin CDIP, SOIC, PDIP, CFP Top View



NC - No internal connection

FK Package 20-Pin LCCC Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	mA	
I _{IK}	Input clamp current ⁽²⁾		±20	mA	
I _{OK}	Output clamp current ⁽²⁾	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND	·		±50	mA
T _J	Junction temperature		150	°C	
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions⁽²⁾

			SN	SN54HC112			74HC112		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V			0.5			0.5	
V _{IL}		V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 6 V			1.8			1.8	
VI	Input voltage		0		V _{CC}	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V
		V _{CC} = 2 V			1000			1000	
t _t (1)	Input transition (rise and fall) time	V _{CC} = 4.5 V			500			500	ns
		V _{CC} = 6 V			400			400	
T _A	Operating free-air temperature	<u>'</u>	-55		125	-40		85	°C

⁽¹⁾ If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL ME	ETRIC	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	117.2	89.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.2	46.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.6	47.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	38.1	11.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	75.3	47	°C/W

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



5.3 Thermal Information (continued)

		D (SOIC)	N (PDIP)	
THERMAL METR	C	16 PINS	16 PINS	UNIT
R _{0JC(bot)} Junction-to-case (bottom) thermal resistance		N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS	V	T,	_A = 25°C		SN54H0	C112	SN74HC	C112	UNIT		
PARAMETER	1231 00	NDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII		
			2 V	1.9	1.998		1.9		1.9				
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4				
V _{OH}	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9		5.9		V		
		I _{OH} = -4 mA	4.5 V	3.98	4.3			3.7		3.84			
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8			5.2		5.34			
					2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1			
V _{OL}	$V_I = V_{IH}$ or V_{IL}		6 V		0.001	0.1		0.1		0.1	V		
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33			
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33			
II	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA		
I _{CC}	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			4		80		40	μA		
Ci			2 V to 6 V		3	10		10		10	pF		

5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	<u> </u>	·		T _A = 2		SN54H0	C112	SN74H0	C112	UNIT
			V _{CC}	MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Clock frequency		2 V		5		3.4		4	
f _{clock}			4.5 V		25		17		20	MHz
			6 V		29		20		24	
			2 V	100		150		125		
	Pulse duration	PRE or CLR low	4.5 V	20		30		25		
			6 V	17		25		21		20
t _w			2 V	100		150		125		ns
		CLK high or low	4.5 V	20		30		25		
			6 V	17		25		21		
			2 V	100		150		125		
		Data (J, K)	4.5 V	20		30		25		
	Catura tima a la afarra CLIV		6 V	17		25		21		-
t _{su}	Setup time before CLK ↓		2 V	100		150		125		ns
		PRE or CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
		•	2 V	0		0		0		
t _h	Hold time, data after CLK	Hold time, data after CLK ↓		0		0		0		ns
				0		0		0		

5.6 Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Parameter Measurement Information)

DADAMETED	FROM	то	V	T	= 25°C		SN54H0	C112	SN74HC	112	LIMIT
PARAMETER	(INPUT)	(OUTPUT)	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	10		3.4		4		
f_{max}			4.5 V	25	50		17		20		MHz
			6 V	29	60		20		24		
	PRE or CLR Q o		2 V		54	165		245		205	
		Q or \overline{Q}	4.5 V		16	33		49		41	
4			6 V		13	28		42		35	no
t_{pd}			2 V		56	125		185		155	ns
	CLK	${\sf Q}$ or ${\sf \overline{\sf Q}}$	4.5 V		16	25		37		31	
			6 V		13	21		31		26	
			2 V		29	75		110		95	
$\mathbf{t_t}$		Q or \overline{Q}	4.5 V		9	15		22		19	ns
ı			6 V		8	13		19		16	

5.7 Operating Characteristics

T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load	35	pF

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{\rm O}$ = 50 Ω , $t_{\rm t}$ < 6 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C_L includes probe and test-fixture capacitance.

図 6-1. Load Circuit for Push-Pull Outputs




図 6-2. Voltage Waveforms, Standard CMOS Inputs
Pulse Duration






図 6-3. Voltage Waveforms, Standard CMOS Inputs
Setup and Hold Times



☑ 6-4. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_{r} and t_{f} is the same as t_{t} .


図 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs

7 Detailed Description

7.1 Overview

The 'HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) inputs sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops perform as toggle flip-flops by tying J and K high.

7.2 Functional Block Diagram



7.3 Device Functional Modes

表 7-1. Function Table

		OUTI	OUTPUTS								
PRE	CLR	CLK	J	K	Q	Q					
L	Н	Х	Х	Х	Н	Н					
Н	L	Х	Х	Х	L	Н					
L	L	Х	Х	Х	H ⁽¹⁾	H ⁽¹⁾					
Н	Н	\downarrow	L	L	Q_0	Q ₀					
Н	Н	\	Н	L	Н	L					
Н	Н	\	L	Н	L	Н					
Н	Н	\	Н	Н	Toggle						
Н	Н	Н	Х	Х	Q_0	Q ₀					

⁽¹⁾ This configuration is nonstable; that is, it does not persist when either PRE or CLR returns to its inactive (high) level.



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

2-Dec-2023

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
84088012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84088012A SNJ54HC 112FK	Samples
8408801EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801EA SNJ54HC112J	Samples
8408801FA	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801FA SNJ54HC112W	Samples
JM38510/65305BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65305BEA	Samples
M38510/65305BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65305BEA	Samples
SN54HC112J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC112J	Samples
SN74HC112DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC112	Samples
SN74HC112N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC112N	Samples
SNJ54HC112FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	84088012A SNJ54HC 112FK	Samples
SNJ54HC112J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801EA SNJ54HC112J	Samples
SNJ54HC112W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8408801FA SNJ54HC112W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2023

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC112, SN74HC112:

Catalog: SN74HC112

Military: SN54HC112

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC112DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC112DR	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74HC112DR	SOIC	D	16	2500	356.0	356.0	35.0	
SN74HC112DR	SOIC	D	16	2500	366.0	364.0	50.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
84088012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8408801FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74HC112N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC112N	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC112FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC112W	W	CFP	16	25	506.98	26.16	6220	NA

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated