













TLV3541, TLV3542, TLV3544

JAJSCK1 - OCTOBER 2016

TLV354x 200MHz、レール・ツー・レールI/O、 コスト制限の厳しいシステム向けのCMOSオペアンプ

1 特長

- 低コストのシステム用の広帯域アンプ
- ユニティ・ゲイン帯域幅: 200MHz
- 高いスルー・レート: 150V/μs
- 低ノイズ: 7.5nV/√Hz
- レール・ツー・レールI/O
- 高い出力電流: 100mA超
- 非常に優れたビデオ性能
 - 差動ゲイン: 0.02%、差動位相: 0.09°
 - 0.1dBのゲイン・フラットネス(40MHz)
- 低い入力バイアス電流: 3pA
- 静止電流: 5.2mA
- サーマル・シャットダウン
- 電源電圧範囲: 2.5V~5.5V

2 アプリケーション

- 高分解能のADCドライバ・アンプ
- IRタッチ
- 低電圧、高周波数の信号処理
- ビデオ処理
- トランシーバ基地局
- 光ネットワーク、調節可能なレーザー
- フォトダイオード・トランスインピーダンス・アンプ
- バーコード・スキャナ
- 高速電流センス・アンプ
- 超音波イメージング




図 1. 概略回路図

3 概要

TLV3541、TLV3542、TLV3544はシングル、デュアル、クワッド・チャネルで低消費電力(チャネルごとに5.2mA)、高速、ユニティ・ゲイン安定、レール・ツー・レール入力/出力のオペアンプであり、広い帯域幅を必要とするビデオやその他のアプリケーション用に設計されています。

これらのデバイスは、電源からわずか6.5mA (最大値)の電流しか消費せず、200MHzのゲイン帯域幅積、150V/μsのスルー・レート、およびf = 1MHzにおいて7.5 nV/√Hzの低い入力ノイズを実現しています。高帯域幅、高いスルー・レート、低いノイズを併せ持つため、TLV354xファミリは低電圧、高速の信号コンディショニング・システムに適しています。

TLV354xシリーズのオペアンプは、最低2.5V (±1.25V)、最高5.5V (±2.75V)のシングルまたはデュアル電源で動作するよう最適化されています。同相入力範囲は電源の範囲よりも拡大されています。出力スイングはレールから100mV以内で、広いダイナミックレンジに対応しています。

TLV354xデバイスは、-40℃~+125℃での動作が規定されています。TLV354xファミリは、市販されている多くの広帯域オペアンプのプラグイン代替品として使用できます。

製品情報の

	SZ TH I H HY. \(\)						
型番	パッケージ	本体サイズ(公称)					
TLV3541	SOIC (8)	3.91mm×4.90mm					
1LV3541	SOT-23 (5)	2.90mm×1.60mm					
TI) (05.40	SOIC (8)	3.91mm×4.90mm					
TLV3542	VSSOP (8)	3.00mm×3.00mm					
TI \/05.44	SOIC (14)	8.65mm×3.91mm					
TLV3544	TSSOP (14)	5.00mm×4.40mm					

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。





www.ti.com

目次

_				
1	特長1		7.4 Device Functional Modes	
2	アプリケーション1	8	Application and Implementation	19
3	概要1		8.1 Application Information	19
4	改訂履歴 2		8.2 Typical Application	19
5	Pin Configuration and Functions 3		8.3 System Examples	20
6	Specifications5	9	Power Supply Recommendations	21
•	6.1 Absolute Maximum Ratings		9.1 Input and ESD Protection	21
	6.2 ESD Ratings	10	Layout	22
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	<mark>22</mark>
	6.4 Thermal Information: TLV3541		10.2 Layout Example	22
	6.5 Thermal Information: TLV3542	11	デバイスおよびドキュメントのサポート	23
	6.6 Thermal Information: TLV3544		11.1 ドキュメントのサポート	23
	6.7 Electrical Characteristics: V _S = 2.7 V to 5.5 V Single-		11.2 関連リンク	23
	Supply 7		11.3 ドキュメントの更新通知を受け取る方法	23
	6.8 Typical Characteristics9		11.4 コミュニティ・リソース	23
7	Detailed Description 13		11.5 商標	23
	7.1 Overview		11.6 静電気放電に関する注意事項	23
	7.2 Functional Block Diagram		11.7 Glossary	23
	7.3 Feature Description	12	メカニカル、パッケージ、および注文情報	24


4 改訂履歴

日付	改訂内容	注
2016年10月	*	初版




5 Pin Configuration and Functions

TLV3541: DBV Package 5-Pin SOT-23 Top View



TLV3541: D Package 8-Pin SOIC Top View




(1) NC means no internal connection.

Pin Functions: TLV3541

	PIN		1/0	DESCRIPTION	
NAME	DBV (SOT-23)	D (SOIC)	I/O		
-IN	4	2	I	Inverting input	
+IN	3	3	I	Noninverting input	
NC	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V-	2	4	_	Negative (lowest) supply	
V+	5	7	_	Positive (highest) supply	

TLV3542: DGK and D Packages 8-Pin VSSOP, SOIC Top View




Pin Functions: TLV3542

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
−IN A	2	I	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	I	Noninverting input, channel B	
OUT A	1	0	Output, channel A	
OUT B	7	0	Output, channel B	
V-	4	_	Negative (lowest) supply	
V+	8	_	Positive (highest) supply	

www.ti.com

TLV3544: D and PW Packages 14-Pin SOIC, TSSOP Top View



Pin Functions: TLV3544

	PIN				
	TLV3544		1/0	DESCRIPTION	
NAME	D (SOIC)	PW (TSSOP)			
-IN A	2	2	I	Inverting input, channel A	
–IN B	6	6	1	Inverting input, channel B	
–IN C	9	9	I	Inverting input, channel C	
–IN D	13	13	I	Inverting input, channel D	
+IN A	3	3	I	Noninverting input, channel A	
+IN B	5	5	I	Noninverting input, channel B	
+IN C	10	10	I	Noninverting input, channel C	
+IN D	12	12	I	Noninverting input, channel D	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
OUT C	8	8	0	Output, channel C	
OUT D	14	14	0	Output, channel D	
V-	11	11	_	Negative (lowest) supply	
V+	4	4	_	Positive (highest) supply	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply voltage, V+ to V-		7.5	V
Voltage	Signal input terminals ⁽²⁾	(V-) - (0.5)	(V+) + 0.5	V
0	Signal input terminals ⁽²⁾	-10	10	mA
Current	Output short circuit ⁽³⁾	Conti	nuous	
	Operating, T _A	-55	150	°C
Temperature	Junction, T _J	-65	150	°C
	Storage, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_S	Supply voltage, V- to V+	2.5	5.5	V
	Specified temperature range	-40	125	°C

⁽²⁾ Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

⁽³⁾ Short-circuit to ground, one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information: TLV3541

		TLV		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBV (SOT-23)	UNIT
		8 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.8	216.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.7	84.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.5	43.1	°C/W
ΨЈΤ	Junction-to-top characterization parameter	23.0	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	64.0	42.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.5 Thermal Information: TLV3542

		TLV	TLV3542			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT		
		8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113.9	175.9	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.4	67.8	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	54.1	97.1	°C/W		
ΨЈТ	Junction-to-top characterization parameter	17.1	9.3	°C/W		
ΨЈВ	Junction-to-board characterization parameter	53.6	95.5	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

6.6 Thermal Information: TLV3544

			TLV3	544	
	THERMAL METRIC ⁽¹⁾	D (SOIC	;)	PW (TSSOP)	UNIT
		14 PINS	3	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83.8		92.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	70.7		27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59.5		33.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.6		1.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.7		33.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A		N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).



6.7 Electrical Characteristics: $V_s = 2.7 \text{ V}$ to 5.5 V Single-Supply

at T_A = 25°C, R_F = 0 Ω , R_L = 1 $k\Omega$, and connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET \	/OLTAGE				<u> </u>	
Vos	Input offset voltage	V _S = 5 V, at T _A = 25°C		±2	±10	mV
dV _{OS} /dT	Input offset voltage vs temperature	$V_S = 5 \text{ V}$, at $T_A = -40^{\circ}\text{C}$ to +125°C		±4.5		μV/°C
PSRR	Input offset voltage vs power supply	$V_S = 2.7 \text{ V to } 5.5 \text{ V},$ $V_{CM} = (V_S / 2) - 0.55 \text{ V}$	60	70		dB
INPUT BIA	AS CURRENT				<u>"</u>	
I _B	Input bias current			3		pA
los	Input offset current			±1		pA
NOISE						
e _n	Input voltage noise density	f = 1 MHz		7.5		nV/√ Hz
i _n	Current noise density	f = 1 MHz		50		fA/√ Hz
INPUT VO	LTAGE RANGE					
V _{CM}	Common-mode voltage range		(V-) - 0.1		(V+) + 0.1	V
OMPD	On a serious de maiorite e maior	$V_S = 5.5 \text{ V}, -0.1 \text{ V} < V_{CM} < 3.5 \text{ V},$ at $T_A = 25^{\circ}\text{C}$	66	80		dB
CMRR	Common-mode rejection ratio	$V_S = 5.5 \text{ V}, -0.1 \text{ V} < V_{CM} < 5.6 \text{ V},$ at $T_A = 25^{\circ}\text{C}$	56	68		dB
INPUT IMI	PEDANCE				<u>"</u>	
	Differential			10 ¹³ 2		$\Omega \parallel pF$
	Common-mode			10 ¹³ 2		$\Omega \parallel pF$
OPEN-LO	OP GAIN				"	
A _{OL}	Open-loop gain	$V_S = 5 \text{ V}, 0.3 \text{ V} < V_O < 4.7 \text{ V},$ at $T_A = 25^{\circ}\text{C}$	92	108		dB
FREQUEN	ICY RESPONSE				<u> </u>	
f _{-3dB}	Small-signal bandwidth	At G = +1, V_O = 10 mV R_F = 25 Ω		200		MHz
OGD	· ·	At G = +2, V _O = 10 mV	±4.5 60 70 3 ±1 7.5 50 (V-) - 0.1 (V+) + 0.1 66 80 56 68 10 ¹³ 2 10 ¹³ 2 10 ¹³ 2	MHz		
GBW	Gain-bandwidth product	G = +10		100		MHz
f _{0.1dB}	Bandwidth for 0.1-dB gain flatness	At G = +2, V _O = 10 mV		40		MHz
CD	Class water	V _S = 5 V, G = +1, 4-V step		150		V / μs
SR	Slew rate	V _S = 5 V, G = +1, 2-V step		130		V / μs
	Rise-and-fall time	At G = +1, V _O = 200 mV _{PP} , 10% to 90%	2			ns
		At G = +1, V_O = 2 V_{PP} , 10% to 90%		11		ns
	Cottling time	0.1%, V _S = 5 V, G = +1, 2-V output step	30			ns
	Settling time	0.01%, V _S = 5 V, G = +1, 2-V output step	60			ns
	Overload recovery time	V _{IN} × Gain = V _S		5		ns

JAJSCK1 -OCTOBER 2016 www.tij.co.jp

Electrical Characteristics: V_S = 2.7 V to 5.5 V Single-Supply (continued)

at T_A = 25°C, R_F = 0 Ω , R_L = 1 $k\Omega$, and connected to V_S / 2 (unless otherwise noted)

	PARAMETER	l	TEST CONDITIONS	MIN TYP	MAX	UNIT
FREQU	JENCY RESPONSE, co	ntinued				
	Harmonic	Second harmonic	At G = +1, f = 1 MHz, V_O = 2 V_{PP} , R_L = 200 Ω , V_{CM} = 1.5 V	-7 5	i	dBc
	distortion	Third harmonic	At G = +1, f = 1 MHz, V_O = 2 V_{PP} , R_L = 200 Ω , V_{CM} = 1.5 V	-83	i .	dBc
	Differential gain er	ror	NTSC, $R_L = 150 \Omega$	0.02%	1	
	Differential phase	error	NTSC, $R_L = 150 \Omega$	0.09		0
	Channel-to- channel crosstalk TLV3544		f = 5 MHz	-100	1	dB
			I = 5 IVINZ	-84		dB
OUTPU	JT					
	Voltage output swi	ng from rail	$V_S = 5 \text{ V}, R_L = 1 \text{ k}\Omega \text{ at } T_A = 25^{\circ}\text{C}$	0.1	0.3	V
lo	Output current, sin quad (1)(2)	gle, dual,	V _S = 5 V	100		mA
			V _S = 3 V	50)	mA
	Closed-loop output	t impedance	f < 100 kHz	0.05		Ω
R_{O}	Open-loop output	resistance		35	i	Ω
POWE	R SUPPLY					
Vs	Specified voltage r	ange		2.7	5.5	V
	Operating voltage	range		2.5	5.5	V
I_Q	Quiescent current	(per amplifier)	At $T_A = 25$ °C, $V_S = 5$ V, $I_O = 0$	5.2	6.5	mA
TEMPE	RATURE RANGE					
	Specified range			-40	125	°C
	Operating range (3	3)		– 55	150	°C
	Storage range			- 65	150	°C
THERM	MAL SHUTDOWN					
	Shutdown tempera	ature		160		°C
	Reset from shutdo	wn		140	1	°C

See typical characteristic curves, Output Voltage Swing vs Output Current (2 14 and 2 15).

Specified by design.


Operating in this temperature range will not damage the part. However, degraded performance may be observed.



6.8 Typical Characteristics

STRUMENTS


at T_A = 25°C, V_S = 5 V, G = +1, R_F = 0 Ω , R_L = 1 k Ω , and connected to V_S / 2, unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)


at T_A = 25°C, V_S = 5 V, G = +1, R_F = 0 Ω , R_L = 1 k Ω , and connected to V_S / 2, unless otherwise noted.



 C_L = 5.6 pF, R_S = 0 Ω 6 3 0 Gain (dB) $C_L = 47 \text{ pF}, R_S = 140 \Omega$ -3 -6 $C_L = 100 \text{ pF}, R_S = 120 \Omega$ -9 -12 -15 100M 1000M 100k 10M 1M Frequency (Hz) $G = +1, V_O = 10$ $\mathsf{mV}_{\mathsf{pp}}$

 ${\color{red} oxed{2}}$ 8. Recommended R_S vs Capacitive Load

図 9. Frequency Response vs Capacitive Load








図 10. Common-Mode Rejection Ratio and Power-Supply Rejection Ratio vs Frequency

図 11. Open-Loop Gain and Phase







Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, G = +1, R_F = 0 Ω , R_L = 1 $k\Omega$, and connected to V_S / 2, unless otherwise noted.





図 18. Output Settling Time to 0.1%

図 19. Offset Voltage Production Distribution

JAJSCK1 – OCTOBER 2016 www.tij.co.jp

Typical Characteristics (continued)

at T_A = 25°C, V_S = 5 V, G = +1, R_F = 0 Ω , R_L = 1 k Ω , and connected to V_S / 2, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TLV354x is a CMOS, rail-to-rail I/O, high-speed, voltage-feedback operational amplifier designed for video, high-speed, and other applications. The device is available as a single, dual, or guad op amp.

The amplifier features a 100-MHz gain bandwidth and a 150-V/ μ s slew rate, but the amplifier is unity-gain stable and operates as a +1-V/V voltage follower.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Operating Voltage

The TLV354x is specified over a power-supply range of 2.7 V to 5.5 V (± 1.35 V to ± 2.75 V). However, the supply voltage may range from 2.5 V to 5.5 V (± 1.25 V to ± 2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section.

7.3.2 Rail-to-Rail Input

The specified input common-mode voltage range of the TLV354x extends 100 mV beyond the supply rails. This extended range is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.2 V to 100 mV above the positive supply, while the P-channel pair is on for inputs from 100 mV below the negative supply to approximately (V+) - 1.2 V. There is a small transition region, typically (V+) - 1.5 V to (V+) - 0.9 V, in which both pairs are on. This 600-mV transition region can vary $\pm 500 \text{ mV}$ with process variation. Thus, the transition region (with both input stages on) can range from (V+) - 2.0 V to (V+) - 1.5 V on the low end, up to (V+) - 0.9 V to (V+) - 0.4 V on the high end.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage.

7.3.3 Rail-to-Rail Output

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For high-impedance loads (> 200Ω), the output voltage swing is typically 100 mV from the supply rails. With $10-\Omega$ loads, a useful output swing can be achieved while maintaining high open-loop gain. See the typical characteristic curves, *Output Voltage Swing vs Output Current* (\boxtimes 14 and \boxtimes 15).

7.3.4 Output Drive

The TLV354x output stage can supply a continuous output current of ± 100 mA and yet provide approximately 2.7 V of output swing on a 5-V supply, as shown in 221. For maximum reliability, it is not recommended to run a continuous DC current in excess of ± 100 mA. Refer to the typical characteristic curves, *Output Voltage Swing vs Output Current* (214 and 215). For supplying continuous output currents greater than ± 100 mA, the TLV354x may be operated in parallel, as shown in 222.




図 21. Laser Diode Driver



The TLV354x provides peak currents up to 200 mA, which corresponds to the typical short-circuit current. Therefore, an on-chip thermal shutdown circuit is provided to protect the TLV354x from dangerously high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below +140°C.




図 22. Parallel Operation

7.3.5 Video

The TLV354x output stage is capable of driving standard back-terminated 75- Ω video cables, as shown in 23. By back-terminating a transmission line, the device does not exhibit a capacitive load to its driver. A properly back-terminated 75- Ω cable does not appear as capacitance; the device presents a 150- Ω resistive load to the TLV354x output.





図 23. Single-Supply Video Line Driver

The TLV3542 can be used as an amplifier for RGB graphic signals, which have a voltage of zero at the video black level, by offsetting and AC-coupling the signal. See

■ 24.



(1) Source video signal offsets 300 mV above ground to accommodate op amp swing-to-ground capability.

図 24. RGB Cable Driver



7.3.6 Driving Analog-to-Digital Converters

The TLV354x series op amps offer 60 ns of settling time to 0.01%, making them a good choice for driving highand medium-speed sampling A/D converters and buffering reference circuits. The TLV354x series provide an effective means of buffering the A/D converter input capacitance and resulting charge injection while providing signal gain. For applications requiring high DC accuracy, TI recommends using the OPA350 series.

☑ 25 illustrates the TLV3541 driving an A/D converter. With the TLV3541 in an inverting configuration, a capacitor across the feedback resistor can filter high-frequency noise in the signal.




図 25. The TLV3541 in Inverting Configuration Driving the ADS7816

7.3.7 Capacitive Load and Stability

The TLV354x series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the device output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin. Refer to the typical characteristic curve, *Frequency Response for Various C_L* (\boxtimes 7) for details.

The TLV354x topology enhances the ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. Refer to the typical characteristic curves, *Recommended R*_S vs Capacitive Load (\boxtimes 8) and Frequency Response vs Capacitive Load (\boxtimes 9) for details.

One method of improving capacitive load drive in the unity-gain configuration is to insert a $10-\Omega$ to $20-\Omega$ resistor in series with the output, as shown in 26. This configuration significantly reduces ringing with large capacitive loads. See the typical characteristic curve, *Frequency Response vs Capacitive Load* (9). However, if there is a resistive load in parallel with the capacitive load, 8 creates a voltage divider. This voltage division introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with 8 + 10 k Ω and $R_S = 20$ Ω , there is an error of approximately 0.2% at the output.




図 26. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive

7.3.8 Wideband Transimpedance Amplifier

Wide bandwidth, low input bias current, and low input voltage and current noise make the TLV354x a suitable wideband photodiode transimpedance amplifier for low-voltage, single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in 27, are the expected diode capacitance (including the parasitic input common-mode and differential-mode input capacitance (2 + 2) pF for the TLV354x), the desired transimpedance gain (R_F), and the Gain-Bandwidth Product (GBW) for the TLV354x (100 MHz, typical). With these three variables set, the feedback capacitor value (C_F) may be set to control the frequency response.




図 27. Transimpedance Amplifier

To achieve a flat, second-order, Butterworth frequency response, the feedback pole must be set as shown in 式 1:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}} \tag{1}$$

Typical surface-mount resistors have a parasitic capacitance of approximately 0.2 pF that must be deducted from the calculated feedback capacitance value. Bandwidth is calculated by 式 2:

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}} Hz$$
 (2)

For even higher transimpedance bandwidth, the high-speed CMOS OPA355 (200-MHz GBW) or the OPA655 (400-MHz GBW) may be used.

7.4 Device Functional Modes

The TLV354x has dual functional modes and is operational when the power-supply voltage is greater than 2.5 V (±1.25 V). The maximum power-supply voltage for the TLV354x is 5.5 V (±2.75 V). At +160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below +140°C.



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV354x are wide bandwidth, low-noise, rail-to-rail input and output amplifiers. These devices operate from 2.5 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The input common-mode voltage range includes both rails, and allows the TLV354x device to be used in any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes the device ideal for driving analog-to-digital converters (ADCs).

The TLV354x family of devices features a 200-MHz bandwidth and 150-V/µs slew rate with only 7.5 nV/√Hz of broadband noise.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in 28. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor R_1 and the feedback resistor R_5 .




図 28. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must be considered. For instance, this application scales a signal of ± 0.5 V (1 V) to ± 1.8 V (3.6 V). Setting the supply at ± 2.5 V is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using ± 3 and ± 4 :

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$
(3)


$$A_{V} = \frac{1.8}{-0.5} = -3.6 \tag{4}$$

Typical Application (continued)

When the desired gain is determined, select a value for R_I or R_F . Selecting a value in the kilo ohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that large resistors (100s of kilo ohms) draw the smallest current but generate the highest noise. Small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 kΩ for R_I , meaning 36 kΩ is used for R_F . These values are determined by \pm 5:

$$A_{V} = -\frac{R_{F}}{R_{I}} \tag{5}$$


8.2.3 Application Curve



29. Inverting Amplifier Input and Output

8.3 System Examples

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as shown in ☑ 30.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

図 30. Single-Pole, Low-Pass Filter



System Examples (continued)

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as shown in 🗵 31. For best results, the amplifier must have a bandwidth that is eight to ten times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.




図 31. Two-Pole, Low-Pass, Sallen-Key Filter

9 Power Supply Recommendations

The TLV354x family is specified from 2.7 V to 5.5 V (±1.35 V to ±2.75 V), although the devices can operate from 2.5 V to 5.5 V (±1.25 V to ±2.75 V); many specifications apply from –40°C to +125°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

注意

Supply voltages larger than 7.5 V can permanently damage the device. (See the *Absolute Maximum Ratings* table).

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

9.1 Input and ESD Protection

The TLV354x family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA, as stated in the *Absolute Maximum Ratings* table. ☒ 32 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input, which must be kept to a minimum in noise-sensitive applications.




図 32. Input Current Protection

TEXAS INSTRUMENTS


10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise propagates into analog circuitry through the power pins of the circuit as a whole and the
 operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input to minimize parasitic capacitance, as shown in 🗵 33.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example






図 33. Operational Amplifier Board Layout for Noninverting Configuration



11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

TLV354xデバイスについて、以下の参照資料の使用をお勧めします。すべてのドキュメントは、特に記述のない限り www.ti.comからダウンロードできます。

- 『オペアンプ・アプリケーション・ハンドブック』(SBOA092)
- 『アナログ・エンジニアのためのポケット・リファレンス』(SLYW038)

11.2 関連リンク

表 1 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツール とソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

表 1.	関連リ	ンク
------	-----	----

製品	プロダクト・フォルダ	サンプルとご購入	技術資料	ツールとソフトウェア	サポートとコミュニティ
TLV3541	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TLV3542	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
TLV3544	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防 止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

11.7 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



www.ti.com 21-Dec-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3541IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 125	17MD	Complex
TLV3541IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	17MD	Samples
TLV3541IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3541	Samples
TLV3542IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	18TE	Samples
TLV3542IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	18TE	Samples
TLV3542IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3542	Samples
TLV3544IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV3544A	Samples
TLV3544IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV 3544	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 21-Dec-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3544:

Automotive: TLV3544-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated