
TMUX1104

JAJSG86C - NOVEMBER 2018 - REVISED FEBRUARY 2024










TMUX1104 5V、低リーク電流、4:1 高精度マルチプレクサ

1 特長

- 幅広い電源電圧範囲:1.08V~5.5V
- 小さいリーク電流:3pA
- 少ない電荷注入:1.5pC
- 低いオン抵抗:2Ω
- -40°C~+125°Cの動作温度範囲
- 1.8V ロジック互換
- フェイルセーフ ロジック
- レール ツー レールの動作
- 双方向の信号パス
- ブレイク ビフォー メイクのスイッチング動作
- ESD 保護 (HBM):2000V

2 アプリケーション

- 超音波スキャナ
- メディカル モニタと診断
- 血糖値モニタ
- 光学ネットワーク機器
- 光学テスト機器
- リモート無線ユニット
- 有線ネットワーク
- データ アクイジション システム
- ATE 試験装置
- ファクトリオートメーションと産業用制御
- プログラマブル ロジック コントローラ (PLC)
- アナログ入力モジュール
- ソナー受信機
- バッテリ モニタリング システム



3 概要


TMUX1104 は、高精度の CMOS (相補型金属酸化膜半 導体)マルチプレクサ(MUX)です。TMUX1104 はシング ル チャネル、4:1 構成です。このデバイスは 1.08V~5.5V の広い電源電圧範囲で動作するため、医療機器から産業 システムまで、幅広い用途に適しています。このデバイス は、ソース (Sx) およびドレイン (D) ピンで、GND から V_{DD} までの範囲の双方向アナログおよびデジタル信号を サポートします。すべてのロジック入力のスレッショルドは 1.8V ロジック互換で、有効な電源電圧範囲で動作してい れば、TTL と CMOS の両方のロジックと互換性が保証さ れます。フェイルセーフロジック回路により、電源ピンよりも 先に制御ピンに電圧が印加されるため、デバイスへの損 傷の可能性が避けられます。

TMUX1104 は、高精度スイッチおよびマルチプレクサの デバイスファミリの製品です。これらのデバイスは、オンお よびオフ時のリーク電流が非常に小さく、電荷注入も少な いため、高精度の測定用途に使用できます。消費電流が 5nA と低く、小さいパッケージ オプションが存在するた め、携帯型アプリケーションでも使用できます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
TMUX1104	DGS (VSSOP, 10)	3mm × 4.9mm
	DQA (USON, 10)	2.5mm × 1mm

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



ブロック図



Table of Contents

1	特長	. 1
2	アプリケーション	1
3	概要	. 1
4	Pin Configuration and Functions	3
5	Specifications	. 4
	5.1 Absolute Maximum Ratings	. 4
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics (V _{DD} = 5V ±10 %)	
	5.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %)	
	5.7 Electrical Characteristics (V _{DD} = 1.8V ±10 %)	
	5.8 Electrical Characteristics (V _{DD} = 1.2V ±10 %)	
	5.9 Typical Characteristics	
6	Parameter Measurement Information	
	6.1 On-Resistance	
	6.2 Off-Leakage Current	16
	6.3 On-Leakage Current	17
	6.4 Transition Time	
	6.5 Break-Before-Make	
	6.6 t _{ON(EN)} and t _{OFF(EN)}	
	6.7 Charge Injection	
	6.8 Off Isolation	19

6.9 Crosstalk	20
6.10 Bandwidth	
7 Detailed Description	
7.1 Functional Block Diagram	
7.2 Feature Description	
7.3 Device Functional Modes	
7.4 Truth Tables	23
8 Application and Implementation	24
8.1 Application Information	24
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	26
9 Device and Documentation Support	28
9.1 Documentation Support	28
9.2ドキュメントの更新通知を受け取る方法	28
9.3 サポート・リソース	28
9.4 Trademarks	28
9.5 静電気放電に関する注意事項	28
9.6 用語集	
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	29



4 Pin Configuration and Functions




図 4-1. DGS Package, 10-Pin VSSOP (Top View)




図 4-2. DQA Package, 10-Pin USON (Top View)

表 4-1. Pin Functions

PIN TYPE(1)		TVDE(1)	DESCRIPTION
NAME	NO.	I I I PE(")	DESCRIPTION
A0	1	I	Address line 0. Controls the switch configuration as shown in 表 7-1.
S1	2	I/O	Source pin 1. Can be an input or output.
GND	3	Р	Ground (0V) reference
S3	4	I/O	Source pin 3. Can be an input or output.
EN	5	ı	Active high logic enable. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which switch is turned on.
VDD	6	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between V _{DD} and GND.
S4	7	I/O	Source pin 4. Can be an input or output.
D	8	I/O	Drain pin. Can be an input or output.
S2	9	I/O	Source pin 2. Can be an input or output.
A1	10	I	Address line 1. Controls the switch configuration as shown in 表 7-1.

(1) I = input, O = output, I/O = input and output, P = power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.5	6	V
V _{SEL} or V _{EN}	Logic control input pin voltage (EN, A0, A1)	-0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (EN, A0, A1)	-30	30	mA
V _S or V _D	Source or drain voltage (Sx, D)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	I _{DC} ± 10 % ⁽⁴⁾	I _{DC} ± 10 % ⁽⁴⁾	mA
Is or I _{D (PEAK)}	Source and drain peak current: (1 ms period max, 10% duty cycle maximum) (Sx, D)	I _{peak} ± 10 % ⁽⁴⁾	I _{peak} ± 10 % ⁽⁴⁾	mA
T _{stg}	Storage temperature	-65	150	°C
P _{tot}	Total power dissipation ⁽⁵⁾ (6)		500	mW
T _J	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I_{DC} and I_{Peak} ratings
- 5) For DGS(VSSOP) package: P_{tot} derates linearly above TA=53°C by 5.16mW/°C
- (6) For DQA(USON) package: P_{tot} derates linearly above TA=63°C by 5.78mW/°C

5.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	ISI/ESDA/ ±2000	
v (ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{DD}	Positive power supply voltage		1.08		5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin)	Signal path input/output voltage (source or drain pin) (Sx, D)			V_{DD}	V
V _{SEL} or V _{EN}	Logic control input pin voltage		0		5.5	V
T _A	Ambient temperature		-40		125	°C
IA		Tj = 25°C		150		mA
	Continuous surrent through quiteh	Tj = 85°C		120	5.5 V _{DD} 5.5 125 50 20 60	mA
IDC	Continuous current through switch	Tj = 125°C		60		mA
		Tj = 130°C		50		mA

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

5.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

			MIN NOM	MAX	UNIT
Peak current through switch(1 ms period max, 10%		Tj = 25°C	300		mA
	Tj = 85°C	300		mA	
Ipeak	duty cycle maximum)	Tj = 125°C	180		mA
		Tj = 130°C	160		mA

5.4 Thermal Information

		TMU	TMUX1104			
THERMAL METRIC(1)		DGS (VSSOP)	DQA (USON)	UNIT		
		10 PINS	10 PINS			
R _{0JA}	Junction-to-ambient thermal resistance	193.9	173.0	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	83.1	99.7	°C/W		
R _{0JB}	Junction-to-board thermal resistance	116.5	73.5	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	22.0	8.9	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	114.6	73.0	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %)

at $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		2	4	Ω
R_{ON}	On-resistance	I _{SD} = 10 mA	-40°C to +85°C			4.5	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
		V _S = 0V to V _{DD}	25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10 mA	-40°C to +85°C			0.4	Ω
	Ghannois	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
	On-resistance flatness	$V_S = 0V$ to V_{DD} $I_{SD} = 10$ mA Refer to On-Resistance	25°C		0.85		Ω
R _{ON}			-40°C to +85°C			1.6	Ω
FLAT			-40°C to +125°C			1.6	Ω
		V_{DD} = 5V Switch Off V_D = 4.5V / 1.5V V_S = 1.5V / 4.5V Refer to Off-Leakage Current	25°C	-0.08	±0.005	0.08	nA
la	Source off leakage current ⁽¹⁾		-40°C to +85°C	-0.3		0.3	nA
I _{S(OFF)}	Source on leakage current		-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5V	25°C	-0.1	±0.01	0.1	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off V _D = 4.5V / 1.5V	-40°C to +85°C	-0.75		0.75	nA
יט(טרר)	Drain on loanage carrons	V _S = 1.5V / 4.5V Refer to Off-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
		V _{DD} = 5V	25°C	-0.025	±0.003	0.025	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 2.5V$ Refer to On-Leakage Current	-40°C to +85°C	-0.3		0.3	nA
I _{S(ON)}			-40°C to +125°C	-0.95	,	0.95	nA

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (続き)

at $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _{DD} = 5V	25°C	-0.1	±0.01	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 4.5V / 1.5V$	-40°C to +85°C	-0.75		0.75	nΑ
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-3.5		3.5	nA
LOGIC	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	1.49		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V	Lania incuta = 0\(\frac{1}{2}\)	25°C		0.005		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			1	μΑ
DYNAM	IC CHARACTERISTICS						
		V _S = 3V	25°C		14		ns
t _{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15 pF$ Refer to Transition Time	-40°C to +85°C			18	ns
			-40°C to +125°C			19	ns
		V _S = 3V	25°C		8		ns
topen	Break before make time	$R_L = 200\Omega$, $C_L = 15 \text{ pF}$ Refer to Break-Before-Make	-40°C to +85°C	1			ns
(BBM)			-40°C to +125°C	1			ns
	Enable turn-on time	$V_S = 3V$ $R_L = 200\Omega$, $C_L = 15 \text{ pF}$ Refer to tON(EN) and tOFF(EN)	25°C		12		ns
t _{ON(EN)}			-40°C to +85°C			17	ns
			-40°C to +125°C			18	ns
		V _S = 3V	25°C		5		ns
t _{OFF(EN)}	Enable turn-off time	$R_L = 200\Omega$, $C_L = 15 pF$	-40°C to +85°C			8	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			9	ns
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$, $C_L = 1$ nF Refer to Charge Injection	25°C		1.5		рС
0	Off Isolation	R _L = 50 Ω, C _L = 5 pF f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O _{ISO}	Oil isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-45		dB
V	Considerity	R _L = 50 Ω, C _L = 5 pF f = 1 MHz Refer to Crosstalk	25°C		– 65		dB
X _{TALK}	Crosstalk	R _L = 50 Ω, C _L = 5 pF f = 10 MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		155		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		28		pF

Copyright © 2024 Texas Instruments Incorporated

6

Product Folder Links: TMUX1104

5.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (続き)

at $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		35		pF

⁽¹⁾ When $\rm V_{S}$ is 4.5V, $\rm V_{D}$ is 1.5V, and vice versa.

7

Product Folder Links: TMUX1104



5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %)

at T_A = 25°C, V_{DD} = 3.3V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		3.7	8.8	Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{mA}$	-40°C to +85°C			9.5	Ω
		Refer to On-Resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			0.4	Ω
	Gharmois	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.9		Ω
R _{ON} FLAT	On-resistance flatness	I _{SD} = 10mA	-40°C to +85°C		2		Ω
FLAI		Refer to On-Resistance	-40°C to +125°C		2.2		Ω
		V _{DD} = 3.3V	25°C	-0.05	±0.001	0.05	nA
I	Source off leakage current ⁽¹⁾	Switch Off $V_D = 3V / 1V$	-40°C to +85°C	-0.1		0.1	nA
I _{S(OFF)}	Source on leakage current	V _S = 1V / 3V Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
l	Drain off leakage current ⁽¹⁾	Switch Off $V_D = 3V / 1V$	-40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}	Drain on leakage current	V _S = 1V / 3V Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
		V _{DD} = 3.3V	25°C	-0.1	±0.005	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 3V / 1V$	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.8	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
1	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C		0.005		μΑ
I _{DD}	V _{DD} supply current	Logic inputs – 0 v or 5.5 v	-40°C to +125°C			1	μΑ
DYNAN	IIC CHARACTERISTICS						
		V _S = 2V	25°C		15		ns
t _{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			21	ns
		Refer to Transition Time	-40°C to +125°C			22	ns
		V _S = 2V	25°C		9		ns
t _{OPEN}	Break before make time	$R_L = 200\Omega, C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _S = 2V	25°C		14		ns
t _{ON(EN)}	Enable turn-on time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			21	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			21	ns

5.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (続き)

at $T_A = 25$ °C, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS TA				UNIT
		V _S = 2V	25°C		7		ns
t _{OFF(EN)} Ena	Enable turn-off time	$R_L = 200\Omega$, $C_L = 15pF$	–40°C to +85°C			9	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			10	ns
Q _C	Charge Injection	V_S = 1V R_S = 0 Ω , C_L = 1nF Refer to Charge Injection	25°C		-1.5		рС
O _{ISO} Off Isolation	Off Isolation	$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		-65		dB
	Oli Isolation	$R_L = 50 \Omega$, $C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C		-45		dB
>	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C		-65		dB
X _{TALK}	Ciossiaik	$R_L = 50 \Omega$, $C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5pF$ Refer to Bandwidth			155		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		28		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		35		pF

⁽¹⁾ When V_S is 3V, V_D is 1V, and vice versa.

5.7 Electrical Characteristics ($V_{DD} = 1.8V \pm 10 \%$)

at T_A = 25°C, V_{DD} = 1.8V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA MIN TYP			MAX	UNIT
ANALO	G SWITCH			1			
		$V_S = 0V \text{ to } V_{DD}$	25°C		40		Ω
R_{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	–40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			1.5	Ω
	Source off leakage current ⁽¹⁾	V _{DD} = 1.98V	25°C	-0.05	±0.003	0.05	nA
		Switch Off V _D = 1.62V / 1V	-40°C to +85°C	-0.1		0.1	nA
I _{S(OFF)}		V _S = 1V / 1.62V Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA
In ones	Drain off leakage current ⁽¹⁾	Switch Off V _D = 1.62V / 1V	–40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}	Drain oil leakage current	V _S = 1V / 1.62V Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
		V _{DD} = 1.98V	25°C	-0.1	±0.005	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On $V_D = V_S = 1.62V / 1V$	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA

9

Product Folder Links: TMUX1104



5.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %) (続き)

at T_A = 25°C, V_{DD} = 1.8V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
LOGIC I	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
l _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
ı	V cumply current	Logic inputs = 0\/ or F F\/	25°C		0.001		μΑ
DD	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			0.85	μΑ
DYNAM	IC CHARACTERISTICS			1			
		V _S = 1V	25°C		28		ns
TRAN	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			44	ns
		Refer to Transition Time	-40°C to +125°C			44	ns
		V _S = 1V	25°C		16		ns
OPEN	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _S = 1V	25°C		25		ns
t _{ON(EN)}	Enable turn-on time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			41	ns
		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			41	ns
		V _S = 1V	25°C		13		ns
t _{OFF(EN)} Enable turn-off time		$R_{L} = 200\Omega, C_{L} = 15pF$	-40°C to +85°C			23	ns
()		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			23	ns
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$, $C_L = 1nF$ Refer to Charge Injection	25°C		-0.5		pC
0	Off Isolation	$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C		– 65		dB
O _{ISO}	Oil Isolation	R _L = 50 Ω, C _L = 5pF f = 10MHz Refer to Off Isolation	25°C		-45		dB
~	Croostelle	R _L = 50 Ω, C _L = 5pF f = 1MHz Refer to Crosstalk	25°C		-65		dB
K _{TALK}	Crosstalk	R _L = 50 Ω, C _L = 5pF f = 10MHz Refer to Crosstalk	25°C		–4 5		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5pF$ Refer to Bandwidth	25°C		140		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C		28		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		35		pF

⁽¹⁾ When V_S is 1.62V, V_D is 1V, and vice versa.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

10

Product Folder Links: TMUX1104



5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		70		Ω
R _{ON}	On-resistance	I _{SD} = 10mA	-40°C to +85°C			105	Ω
		Refer to On-Resistance	-40°C to +125°C			105	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.4		Ω
ΔR _{ON}	On-resistance matching between channels	I _{SD} = 10mA	-40°C to +85°C			1.5	Ω
	Chamieis	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32V	25°C	-0.05	±0.003	0.05	nA
I	Source off leakage current ⁽¹⁾	Switch Off $V_D = 1V / 0.8V$	-40°C to +85°C	-0.1		0.1	nA
I _{S(OFF)}	Cource on leakage current	V _S = 0.8V / 1V Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
I	Drain off leakage current ⁽¹⁾	Switch Off $V_D = 1V / 0.8V$	-40°C to +85°C	-0.5		0.5	nA
I _{D(OFF)}	Drain on leakage current	V _S = 0.8V / 1V Refer to Off-Leakage Current	-40°C to +125°C	-2		2	nA
		V _{DD} = 1.32V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1V / 0.8V$	-40°C to +85°C	-0.5		0.5	nA
I _{S(ON)}		Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC I	INPUTS (EN, A0, A1)						
V _{IH}	Input logic high		-40°C to +125°C	0.96		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μA
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
	SUPPLY		1			l	
			25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	-40°C to +125°C			0.7	μΑ
DYNAM	IC CHARACTERISTICS						
		V _S = 1V	25°C		55		ns
t _{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			190	ns
		V _S = 1V	25°C		28		ns
t _{OPEN}	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
		V _S = 1V	25°C		50		ns
t _{ON(EN)}	Enable turn-on time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			175	ns
. ,		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			175	ns
		V _S = 1V	25°C		35		ns
t _{OFF(EN)}	Enable turn-off time	$R_L = 200\Omega$, $C_L = 15pF$	-40°C to +85°C			135	ns
- ()		Refer to tON(EN) and tOFF(EN)	-40°C to +125°C			135	ns
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0\Omega$, $C_L = 1nF$ Refer to Charge Injection	25°C		-0.5		рС




5.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %) (続き)

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS TA			
0	Off Isolation	$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Off Isolation	25°C	-65	dB	
O _{ISO}	OII ISOIALIOII	$R_L = 50 \Omega$, $C_L = 5pF$ f = 10MHz Refer to Off Isolation	25°C	-45	dB	
	Crossfells	$R_L = 50 \Omega$, $C_L = 5pF$ f = 1MHz Refer to Crosstalk	25°C	-65	dB	
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5pF$ f = 10MHz Refer to Crosstalk	25°C	-45	dB	
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5pF$ Refer to Bandwidth	25°C	125	MHz	
C _{SOFF}	Source off capacitance	f = 1MHz	25°C	7	pF	
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C	32	pF	
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C	40	pF	

⁽¹⁾ When V_S is 1V, V_D is 0.8V, and vice versa.

5.9 Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





5.9 Typical Characteristics (continued)


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





5.9 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)



English Data Sheet: SCDS392



6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in \boxtimes 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




図 6-1. On-Resistance Measurement Setup

6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I_{S(OFF)}.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in \boxtimes 6-2.




図 6-2. Off-Leakage Measurement Setup

Product Folder Links: TMUX1104

を送信 Copyright © 2024 Texas Instruments Incorporated

6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. \boxtimes 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




図 6-3. On-Leakage Measurement Setup

6.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 6-4 shows the setup used to measure transition time, denoted by the symbol treatment.




図 6-4. Transition-Time Measurement Setup

6.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. \boxtimes 6-5 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.





図 6-5. Break-Before-Make Delay Measurement Setup

6.6 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 10% after the enable has risen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 6-6 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \boxtimes 6-6 shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.



☑ 6-6. Turn-On and Turn-Off Time Measurement Setup



6.7 Charge Injection

The TMUX1104 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 6-7 shows the setup used to measure charge injection from source (Sx) to drain (D).




図 6-7. Charge-Injection Measurement Setup

6.8 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \boxtimes 6-8 shows the setup used to measure, and the equation used to calculate off isolation.




図 6-8. Off Isolation Measurement Setup

19

Product Folder Links: TMUX1104



Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)

6.9 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. \boxtimes 6-9 shows the setup used to measure, and the equation used to calculate crosstalk.




図 6-9. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

6.10 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. \boxtimes 6-10 shows the setup used to measure bandwidth.




図 6-10. Bandwidth Measurement Setup

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7 Detailed Description

7.1 Functional Block Diagram

The TMUX1104 is an 4:1, 1-channel (single-ended) multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and enable pin.




図 7-1. TMUX1104 Functional Block Diagram

7.2 Feature Description

7.2.1 Bidirectional Operation

The TMUX1104 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

7.2.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1104 ranges from GND to V_{DD}.

7.2.3 1.8V Logic Compatible Inputs

The TMUX1104 has 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the TMUX1104 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations, refer to Simplifying Design with 1.8V logic Muxes and Switches

7.2.4 Fail-Safe Logic

The TMUX1104 supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1104 to be ramped to 5.5V while $V_{DD} = 0V$. Additionally, the feature enables operation of the TMUX1104 with $V_{DD} = 1.2V$ while allowing the select pins to interface with a logic level of another device up to 5.5V.

Product Folder Links: TMUX1104

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21

7.2.5 Ultra-low Leakage Current

The TMUX1104 provides extremely low on-leakage and off-leakage currents. The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.

▼ 7-2 shows typical leakage currents of the TMUX1104 versus temperature.




図 7-2. Leakage Current vs Temperature

7.2.6 Ultra-low Charge Injection

The TMUX1104 has a transmission gate topology, as shown in \boxtimes 7-3. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




図 7-3. Transmission Gate Topology

Product Folder Links: TMUX1104

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

The TMUX1104 has special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to 1.5pC at $V_S = 1V$ as shown in $\boxtimes 7-4$.




図 7-4. Charge Injection vs Source Voltage

7.3 Device Functional Modes

When the EN pin of the TMUX1104 is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state regardless of the state of the address lines. The control pins can be as high as 5.5V.

7.4 Truth Tables

表 7-1 provides the truth tables for the TMUX1104.

表 7-1. TMUX1104 Truth Table

EN	A1	A0	Selected Input Connected To Drain (D) Pin
0	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	S1
1	0	1	S2
1	1	0	S3
1	1	1	S4

(1) X denotes do not care.

23

8 Application and Implementation

注

以下のアプリケーション情報は、テキサス・インスツルメンツの製品仕様に含まれるものではなく、テキサス・インスツルメンツはその正確性も完全性も保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The TMUX11xx family offers ultra-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1104 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

8.2 Typical Application

⊠ 8-1 shows a 16-bit, 4 input, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion for precision measurements. The circuit uses the ADS8864, a 16-bit, 400kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision amplifier, and a 4 input mux.




図 8-1. Multiplexing Signals to External ADC

せ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TMUX1104*

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters	表 8	3-1.	Design	Parameters	ŝ
--------------------------	-----	------	--------	-------------------	---

PARAMETERS	VALUES
Supply (V _{DD})	3.3V
I/O signal range	0V to V _{DD} (Rail to Rail)
Control logic thresholds	1.8V compatible

8.2.2 Detailed Design Procedure

The TMUX1104 can be operated without any external components except for the supply decoupling capacitors. If the desired power-up state is disabled, the enable pin should have a weak pull-down resistor and be controlled by the MCU through the GPIO. All inputs being muxed to the ADC must fall within the recommend operating conditions of the TMUX1104, including signal range and continuous current. For this design with a supply of 3.3V the signal range can be 0V to 3.3V, and the max continuous current can be 30mA.

The design example highlights a multiplexed data-acquisition system for highest system linearity and fast settling. The overall system block diagram is shown in \boxtimes 8-1. The circuit is a multichannel data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, SAR ADC driver, and a reference buffer. The architecture provides a cost-effective solution for fast sampling of multiple channels using a single ADC.

8.2.3 Application Curve

The TMUX1104 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.




図 8-2. On-Leakage vs Source or Drain Voltage

8.3 Power Supply Recommendations

The TMUX1104 operates across a wide supply range of 1.08V to 5.5V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1\mu F$ to $10\mu F$ from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low

Product Folder Links: TMUX1104

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25



equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

8.4 Layout

8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.

8-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




図 8-3. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points; through-hole pins are not recommended at high frequencies.

- Decouple the V_{DD} pin with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TMUX1104



8.4.2 Layout Example




図 8-4. TMUX1104 Layout Example

27

Product Folder Links: TMUX1104



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.
- Texas Instruments, QFN/SON PCB Attachment.
- Texas Instruments, Quad Flatpack No-Lead Logic Packages.

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (July 2019) to Revision C (February 2024)	Page
Updated Is or Id (Continuous Current) values	4
Added Ipeak values to Recommended Operating Conditions table	4
Changes from Revision A (December 2018) to Revision B (July 2019)	Page

Deleted the Product Preview note from the DQA package in the Pin Configuration and Functions section......3

「製品情報」表で DQA パッケージから「製品プレビュー」の注記を削除1

Copyright © 2024 Texas Instruments Incorporated



Added DQA (USON) thermal values to Thermal Information	5
Changes from Revision * (November 2018) to Revision A (December 2018)	Page
ドキュメントのステータスを「事前情報」から「量産混合」データに変更	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

29

Product Folder Links: TMUX1104

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 2-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1104DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	1D7	Samples
TMUX1104DQAR	ACTIVE	USON	DQA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	104	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 2-Feb-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1104DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1104DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Feb-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1104DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX1104DQAR	USON	DQA	10	3000	189.0	185.0	36.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



1 x 2.5, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated