
TPS1663









JAJSGA8F – SEPTEMBER 2018 – REVISED FEBRUARY 2023


TPS1663x 出力電力制限を調整可能な 60V、6A eFuse

1 特長

- 動作電圧範囲 4.5V~60V、絶対最大定格 67V
- 60V、R_{ON} 31mΩ のホットスワップ FET を内蔵
- 電流制限を 0.6A~6A に調整可能 (±7%)
- 低い静止電流:21µA (シャットダウン時)
- 出力電力制限を調整可能 (TPS16632 のみ) (±6%)
- UVLO および OVP カットオフを ±2% 精度で調整可
 - 39V 固定の最大過電圧クランプ (TPS16632 の H)
- 出力スルーレート制御を調整して突入電流を制限可能
 - デバイス起動中のサーマル・レギュレーションにより 大容量および未知の容量性負荷を充電可能
- パワー・グッド出力 (PGOOD)
- 過電流フォルト応答オプションとして、自動再試行とラ ッチオフを選択可能 (MODE)
- アナログ電流モニタ (IMON) 出力 (±6%)
- UL 2367 認定
 - ファイル番号 E169910
 - RILIM ≥ 3kΩ
- IEC 62368-1 認証済み
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可
- 使いやすい 24 ピン VQFN パッケージで供給

2 アプリケーション

- ファクトリ・オートメーションおよび制御 PLC、DCS、 HMI、I/O モジュール、センサ・ハブ
- モータ・ドライブ CNC、エンコーダ電源
- 電子回路ブレーカ
- 通信用無線機器
- 産業用プリンタ



簡略回路図

3 概要

TPS1663x は、 $31m\Omega$ の FET を内蔵した使いやすい正 の 60V / 6A の eFuse です。 負荷、ソース、および eFuse 自体の保護に加え、正確な過電流保護、高速の短絡保 護、出力スルーレート制御、過電圧保護、低電圧誤動作 防止などの調整可能な機能を備えています。TPS16332 デバイスは、IEC61010-1 や UL1310 などの規格に簡単 に準拠できるようにする調整可能な出力電力制限 (PLIM) 機能を備えています。本デバイスは、調整可能な過電流 保護機能も内蔵しています。 PGOOD を使用して、下流の DC / DC コンバータの制御をイネーブル / ディセーブル できます。


シャットダウン・ピンにより、内蔵 FET のイネーブル / ディ セーブルを外部的に制御でき、デバイスを低電流のシャッ トダウン・モードに移行させることもできます。システム状態 の監視や下流負荷の制御のために、このデバイスはフォ ルト出力および高精度の電流監視出力を備えています。 MODE ピンにより、2 種類の電流制限フォルト応答 (ラッ チオフ、自動再試行) のどちらにもデバイスを柔軟に設定 できます。

これらのデバイスは 4mm × 4mm の 24 ピン VQFN パッ ケージで供給され、-40°C~+125°C の温度範囲で動作 が規定されています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)				
TPS16630 TPS16632	VQFN (24)	4.00mm × 4.00mm				
TPS16630	HTSSOP (20)	6.50mm × 4.40mm				

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



TPS16632 の出力電力制限性能



Table of Contents

1 特長	1 9.3 Feature Description	15
2 アプリケーション		
3 概要	10 Application and Implementation	
4 Revision History	2 10.1 Application Information	
5 Device Comparison Table	3 10.2 Typical Application	
6 Pin Configuration and Functions	10.3 System Examples	
7 Specifications		
7.1 Absolute Maximum Ratings	5 10.5 Layout	
7.2 ESD Ratings		
7.3 Recommended Operating Conditions		
7.4 Thermal Information		
7.5 Electrical Characteristics		
7.6 Timing Requirements		
7.7 Typical Characteristics		
8 Parameter Measurement Information		32
9 Detailed Description		
9.1 Overview 9.2 Functional Block Diagram		32
4 Revision History		
資料番号末尾の英字は改訂を表しています。その		
Changes from Revision E (March 2020) to	` ' '	
	- 方法を更新	
• 「特長」セクションに機能安全対応の箇条書き	項目を追加	1
Changes from Revision D (August 2019) to	Revision E (March 2020)	Page
• UL 2367 および UL 60950 認定申請中を U	L 2367 認定に変更	1
「特長」セクションに IEC 62368-1 認証を追加	П	1
Changes from Revision C (March 2019) to	Revision D (August 2019)	Page
「特長」の絶対最大電圧を変更		1
· · · · - · · · · · · · · · · · · · · ·		
	N, P_IN, OUT, UVLO, FLT, PGOOD maximum input voltac	
	n Ratings IN, P_IN (10ms transient) input voltage	
	al Characteristics	
 Changed V_(SEL_PLIM), I_(PLIM), and I_(dVdT) millimum, typical, and the P_(PLIM) minimum, typical, and 	nimum and maximum I maximum	6
Changes from Revision B (December 2018) to Revision C (March 2019)	Page
・ 事前情報から量産データに変更		
Changes from Revision A (October 2018) t	o Revision B (December 2018)	Page
	FN	
•		
Changes from Revision * (September 2018		Page
ハッケーン情報を変更		1


Product Folder Links: TPS1663



5 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	ADJUSTABLE OUTPUT POWER LIMITING
TPS16630	Overvoltage cutoff, adjustable	No
TPS16632	Overvoltage clamp, fixed (39-V maximum)	Yes

6 Pin Configuration and Functions






図 6-2. TPS16630 PWP Package, 20-Pin HTSSOP (Top View)

図 6-1. TPS16630 RGE Package, 24-Pin VQFN (Top View)




図 6-3. TPS16632 RGE Package, 24-Pin VQFN (Top View)



表 6-1. Pin Functions

		PIN			
	TPS16630 TPS16632		TYPE# none#	DESCRIPTION	
NAME	VQFN	HTSSOP	VQFN	_ Hone#	
	1	1	1		
IN	2	2	2	Р	Power input. Connects to the DRAIN of the internal FET.
	_	3	_		
P_IN	5	6	5	Р	Supply voltage of the device. Always connect P_IN to IN directly.
UVLO	6	7	6	1	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts FLT to indicate the power-failure.
OVP	7	8	_	I	Input for setting the adjustable overvoltage protection threshold (for TPS16630 only). An overvoltage event turns off the internal FET ar asserts FLT to indicate the overvoltage fault.
PLIM	_	_	7	ı	Input for setting the adjustable output power limiting threshold (TPS16632 Only). Connect a resistor across PLIM to GND to set th output power limit. Connect PLIM to GND if PLIM feature is not use See <i>Output Power Limiting</i> , <i>PLIM</i> (TPS16632 Only) section.
GND	8	9	8	_	Connect GND to system ground.
dVdT	9	10	9	I/O	A capacitor from this pin to GND sets output voltage slew rate. Leaving this pin floating enables device power up in thermal regulation resulting in fast output charge. See the <i>Hot Pug-In and Ir Rush Current Control</i> section.
ILIM	10	11	10	I/O	A resistor from this pin to GND sets the overload limit. See <i>Overloa</i> and <i>Short Circuit Protection</i> section.
MODE	11	12	11	I	Mode selection pin for Overload fault response. See the <i>Device Functional Modes</i> section.
SHDN	12	13	12	ı	Shutdown pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition.
IMON	13	14	13	0	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating.
FLT	14	15	14	0	Fault event indicator. This pin is an open drain output. If unused, leave floating or connect to GND.
PGOOD	16	16	16	0	Active High. A high indicates that the internal FET is enhanced. PGOOD goes low when the internal FET is turned OFF during a factor when SHDN is pulled low. If PGOOD is unused, then connect to GND or leave it floating.
	17	18	17		
OUT	18	19	18	Р	Power output of the device.
	_	20	_		
	3	4	3		
	4	5	4		
	15	17	15		
	19	_	19		
N.C	20	_	20	_	No connect.
	21	_	21		
	22	_	22		
	23		23		
	24	_	24		
owerPAD™				_	Connect PowerPAD to GND plane for heat sinking. Do not use PowerPAD as the only electrical connection to GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
IN, P_IN, OUT, UVLO, FLT, PGOOD		-0.3	67		
IN, P_IN (10-ms transient), T _A = 25°C	Input Voltage	-0.3	75	V	
OVP, dVdT, IMON, MODE, SHDN, ILIM	- input voltage	-0.3	5.5	·	
I _{FLT} , I _{dVdT} , I _{PGOOD}	Sink current		10	mA	
I _{dVdT} , I _{ILIM} , I _{PLIM} , I _{MODE} , I _{SHDN}	Source current		Internally limited		
TJ	Operating Junction temperature	-40	150		
J	Transient junction temperature	-65	T _(TSD)	°C	
T _{stg}	Storage temperature	-65	150		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN, P_IN		4.5		60	
OUT, UVLO, PGOOD, FLT	Input voltage	0		60	V
OVP, dVdT, IMON, MODE	Input voltage	0		4	V
SHDN		0		5	
ILIM		3		30	
PLIM	Resistance	60.4		150	kΩ
IMON		1			
IN, P_IN, OUT	External capacitance	0.1			μF
dVdT	External capacitance	10			nF
TJ	Operating junction temperature	-40	25	125	°C

7.4 Thermal Information

		TPS	TPS1663			
THERMAL METRIC ⁽¹⁾		RGE (VSON)	PWP (HTSSOP)	UNIT		
		24 PINS	20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.4	32.2	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	10.2	10	°C/W		

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



7.4 Thermal Information (continued)

		TPS		
THERMAL METRIC ⁽¹⁾		RGE (VSON)	PWP (HTSSOP)	UNIT
		24 PINS	20 PINS	
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	10.2	9.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \\ \underline{\text{C}_{(\text{OUT})}} = 1 \ \mu\text{F}, \ \underline{\text{C}_{(\text{dVdT})}} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE					
V _{(IN),} V _(P IN)	Operating input voltage		4.5		60	V
IQ _(ON)	Our or business of	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
IQ _(OFF)	Supply current	V _(SHDN) = 0 V		21	60	μA
V _(OVC)	Over voltage clamp	TPS16632 only, V _(IN) > 40 V, I _(OUT) = 1 mA	35.7	36.6	39	V
UNDERVOLTA	GE LOCKOUT (UVLO) INPUT				1	
V _(UVLOR)	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	-150	8	150	nA
OVERVOLTAG	E PROTECTION (OVP) INPUT				'	
V _(OVPR)	over-voltage threshold voltage, rising		1.176	1.2	1.224	V
V _(OVPF)	over-voltage threshold voltage, falling		1.09	1.122	1.15	V
I _(OVP)	OVP Input leakage current	0 V ≤ V _(OVP) ≤ 4 V	-150	0	150	nA
CURRENT LIM	IT PROGRAMMING (ILIM)				ı	
I _(OL) Over Load current limit		$R_{(ILIM)} = 30 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.54	0.6	0.66	Α
	Occupation and Community Street	$R_{(ILIM)} = 9 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	1.84	2	2.16	Α
	Over Load current limit	$R_{(ILIM)} = 4.02 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	4.185	4.5	4.815	Α
		$R_{(ILIM)} = 3 k\Omega, V_{(IN)} - V_{(OUT)} = 1 V$	5.58	6	6.42	Α
I _(FASTRIP)	Fast-trip comparator threshold			2xI _(OL)		Α
I _(SCP)	Short Circuit Protect current			45		Α
OUTPUT POW	ER LIMITING CONTROL (PLIM) INPUT -	TPS16632 ONLY				
V _(SEL_PLIM)	Power Limit Feature select threshold		180	210	240	mV
I _(PLIM)	PLIM sourcing current	V _(PLIM) = 0 V	4.4	5.02	5.6	μΑ
D	Max Output power	R _(PLIM) = 100 kΩ	94	100	106	W
$P_{(PLIM)}$	Max Output power	$R_{(PLIM)} = 150 \text{ k}\Omega^{-(1)}$	141.9	151	160.1	W
PASS FET OUT	TPUT (OUT)				'	
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A,T _J = 25°C	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A,T _J = 85°C	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	$0.6 \text{ A} \le I_{(OUT)} \le 6 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$	19	30.44	53	mΩ
OUTPUT RAMI	P CONTROL (dVdT)					
I _(dVdT)	dVdT charging current	$V_{(dVdT)} = 0 V$	1.775	2	2.225	μA
GAIN _(dVdT)	dVdT to OUT gain	$V_{(OUT)}/V_{(dVdT)}$	23.5	25	26	V/V

Product Folder Links: TPS1663

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{(\text{OUT})} = 1 \text{ }\mu\text{F}, \ \text{C}_{(\text{dVdT})} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
CURRENT MO	NITOR OUTPUT (IMON)					
CAINI	Cain factor I	0.6 A ≤ I _(OUT) < 2 A	25.66	27.9	30.14	μΑ/Α
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	2 A ≤ I _(OUT) ≤ 6 A	26.22	27.9	29.58	μΑ/Α
LOW IQ SHUTE	DOWN (SHDN) INPUT					
V _(SHDN)	Open circuit voltage	I _(SHDN) = 0.1 μA	2.48	2.7	3.3	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
V _(SHUTR)	SHDN threshold rising				2	V
I _(SHDN)	Leakage current	V _(SHDN) = 0 V	-10			μA
FAULT FLAG (FLT): ACTIVE LOW					
R _(FLT)	FLT Pull-down resistance		36	70	130	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 60 V	-150	6	150	nA
POWER GOOD	(PGOOD)			-		
R _(PGOOD)	PGOOD Pull-down resistance		36	70	130	Ω
I _(PGOOD)	PGOOD Input leakage current	0 V ≤ V _(PGOOD) ≤ 60 V	-150	6	150	nA
THERMAL PRO	DTECTION					
T _(J_REG)	Thermal regulation set point		136	145	154	°C
T _(TSD)	Thermal shutdown (TSD) threshold, rising			165		°C
T _(TSDhyst)	TSD hysteresis			11		°C
MODE		1			I	
		MODE = Open		Latch		
MODE_SEL	Mode selection	MODE = Short to GND		Auto – Retry		

⁽¹⁾ Parameter specified by design and characterization, not tested in production

7.6 Timing Requirements

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{(\text{OUT})} = 1 \text{ }\mu\text{F}, \ \text{C}_{(\text{dVdT})} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (U	VLO)					
UVLO_t _{on(dly)}	UVLO switch turnon delay	UVLO \uparrow (100 mV above V _(UVLOR)) to V _(OUT) = 100 mV, C _(dVdT) \geq 10 nF, [C _(dVdT) in nF]		742 + 49.5 x C _(dVdT)		μs
UVLO_t _{off(dly)}	UVLO switch turnoff delay	UVLO \downarrow (20 mV below V _(UVLOF)) to $\overline{\rm FLT}$	9	11	16	μs
t _{UVLO_FLT(dly)}	UVLO to Fault de-assertion delay	UVLO ↑ to FLT ↑ delay	500	617	700	μs
OVER VOLTAGE	PROTECTION INPUT (OVP)				'	
OVP_t _{off(dly)}	OVP switch turnOFF delay	OVP \uparrow (20 mV above V _(OVPR)) to $\overline{\rm FLT}$	8.5	11	14	μs
OVP_t _{on(dly)}	OVP switch disable delay	OVP ↓ (100 mV below $V_{(OVPF)}$) to FET ON , $C_{(dVdT)} \ge 10$ nF, $[C_{(dVdT)}$ in nF]		150 + 49.5 x C _(dVdT)		μs



7.6 Timing Requirements (continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ 4.5 \text{ V} < \text{V}_{(\text{IN})} = \text{V}_{(\text{P_IN})} < 60 \text{ V}, \ \text{V}_{(\overline{\text{SHDN}})} = 2 \text{ V}, \ \text{R}_{(\text{ILIM})} = 30 \text{ k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ \text{C}_{(\text{OUT})} = 1 \text{ }\mu\text{F}, \ \text{C}_{(\text{dVdT})} = \text{OPEN}. \ \text{(All voltages referenced to GND, (unless otherwise noted))}$

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{OVC(dly)}	Maximum duration in over voltage clamp operation	TPS16632 only		162		ms
OVC_t _{FLT(dly)}	FLT assertion delay in over voltage clamp operation	TPS16632 only		617		μs
SHUTDOWN CO	NTROL INPUT (SHDN)				'	
t _{SD(dly)}	SHUTDOWN entry delay	SHDN ↓ (below V _(SHUTF)) to FET OFF	0.8	1	1.5	μs
CURRENT LIMIT	• '				<u> </u>	
t _{FASTTRIP(dly)}	Hot-short response time	I _(OUT) > I _(SCP)		1		μs
	Soft short response	I _(FASTTRIP) < I _(OUT) < I _(SCP)	2.2	3.2	4.5	μs
t _{CL_PLIM(dly)}	Maximum duration in current & (power limiting: TPS16632 Only)		129	162	202	ms
t _{CL_PLIM_FLT(dly)}	FLT delay in current & (power limiting: TPS16632 Only)		1.09	1.3	1.6	ms
OUTPUT RAMP	CONTROL (dVdT)					
t _(FASTCHARGE)	Output ramp time in fast charging	C _(dVdT) = Open, 10% to 90% V _(OUT) , C _(OUT) = 1 µF; V _(IN) = 24V	350	495	700	μs
t _(dVdT)	Output ramp time	C _(dVdT) = 22 nF, 10% to 90% V _(OUT) , V _(IN) = 24 V		8.35		ms
POWER GOOD (PGOOD)				'	
t _{PGOODR}	PGOOD delay (deglitch) time	Rising edge	8	11.5	13	ms
t _{PGOODF}	PGOOD delay (deglitch) time	Falling edge	8	10	13	ms
THERMAL PROT	ECTION					
t _(TSD_retry)	Retry delay in TSD	MODE = GND	500	648	800	ms
t _(Treg_timeout)	Thermal Regulation Timeout		1.1	1.25	1.5	S


Product Folder Links: TPS1663

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.7 Typical Characteristics


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN} \ (\text{unless stated otherwise})$





7.7 Typical Characteristics (continued)

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = \overline{\text{FLT}} = 0 \ \text{Pen}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = \overline{\text{FLT}} = 0 \ \text{Pen}, \ C_{(\text{OUT})} = 1 \ \text{pgood} = 0 \ \text$




Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVSET9


7.7 Typical Characteristics (continued)


 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{(\text{IN})} = \text{V}_{(\text{P_IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 30 \ \text{k}\Omega, \ \text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN} \ (\text{unless stated otherwise})$








8 Parameter Measurement Information














図 8-1. Timing Waveforms



9 Detailed Description

9.1 Overview

The TPS1663x is a family of 60-V industrial eFuses. The device provides robust protection for all systems and applications powered from 4.5 V to 60 V. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features using the dVdT pin. Load, source, and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The 60-V maximum DC operating and 62-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults from industrial SELV power supplies. The precision overcurrent limit (±7% at 6 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 1 µs (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.

The TPS16632 device integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.


The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The device's overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.


Additional features of the TPS1663x include:

- ±6% current monitor output (IMON) for health monitoring of the system
- A choice of latch off or automatic restart mode response during current limit, power limit, and thermal fault using MODE pin
- PGOOD indicator output
- Overtemperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable and Disable control from an MCU using SHDN pin



9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Hot Plug-In and In-Rush Current Control

The devices are designed to control the in-rush current upon insertion of a card into a live backplane or other *hot* power source. This design limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on. The fastest output slew rate of 24 V/500 μs can be achieved by leaving dVdT pin floating. The inrush current can be calculated using \sharp 1.

$$I = C \times \frac{dV}{dT} \ge I(\text{INRUSH}) = C(\text{OUT}) \times \frac{V(\text{IN})}{t_d v_d T} \tag{1}$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)}$$
 (2)






図 9-1. Hot Plug In and In-Rush Current Control at 24-V Input

9.3.1.1 Thermal Regulation Loop

The average power dissipation within the eFuse during power up with a capacitive load can be calculated using 式 3.

$$PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH)$$
(3)

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn ON using SHDN control. \boxtimes 9-2 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The thermal regulation loop gets disabled internally after the power up sequence when the internal FET's gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 1.25 sec (typical) time is elapsed.

English Data Sheet: SLVSET9





図 9-2. Thermal Regulation Loop Response During Power Up With Large Capacitive Load

9.3.2 Undervoltage Lockout (UVLO)

The TPS1663x devices feature an accurate \pm 2% adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in $\boxed{2}$ 9-3. If the Undervoltage Lockout function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.




2 9-3. UVLO and OVP Thresholds Set by R_1 , R_2 and R_3

9.3.3 Overvoltage Protection (OVP)

The TPS1663x incorporate circuitry to protect the system during overvoltage conditions. The TPS16630 features an accurate \pm 2% adjustable overvoltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to GND as shown in \boxtimes 9-3. The TPS16632 features an internally fixed 39-V maximum overvoltage clamp $V_{(OVC)}$ functionality. The TPS16632 clamps the output voltage to $V_{(OVC)}$, when the input voltage exceeds 40 V. During the output voltage clamp operation, the power dissipation in the internal

MOSFET is PD = $(V_{(IN)} - V_{(OVC)}) \times I_{(OUT)}$. Excess power dissipation for a prolonged period can increase the device temperature. To avoid this, the internal FET is operated in overvoltage clamp for a maximum duration of $t_{OVC(dly)}$, 162 msec (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the 表 9-1.

 \boxtimes 9-4 illustrates the overvoltage cut-off functionality and \boxtimes 9-5 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617 μ s (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



9.3.4 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

9.3.4.1 Overload Protection

The TPS1663x devices feature accurate overload current limiting and fast short circuit protection feature. If the load current exceeds the programmed current limit I_{OL} , the device regulates the current through it at I_{OL} eventually reducing the output voltage. The power dissipation across the device during this operation is $(V_{IN} - V_{OUT}) \times I_{OL}$ and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the FET is $t_{CL_PLIM(dly)}$, 162 msec (typical). If the thermal shutdown occurs before this time the internal FET turns OFF and the device operates either in auto-retry or latch off mode based on MODE pin configuration in $\frac{1}{5}$ 9-1. Set the current limit using $\frac{1}{5}$ 4.


$$I_{OL} = \frac{18}{R_{(ILIM)}} \tag{4}$$

where

- I_(OL) is the overload current limit in Ampere
- R̂_(ILIM) is the current limit resistor in kΩ

During the overload current limiting if the overload condition exists for more than $t_{\text{CL_PLIM_FLT(dly)}}$, 1.3 msec (typical), the $\overline{\text{FLT}}$ asserts to warn of impending turnoff of the internal FETs due to the subsequent thermal shutdown event or due to $t_{\text{CL_PLIM(dly)}}$ timer expiry. The $\overline{\text{FLT}}$ signal remains asserted until the fault condition is removed and the device resumes normal operation. \boxtimes 9-6 and \boxtimes 9-7 illustrate overload current limiting performance.

English Data Sheet: SLVSET9



The TPS1663x devices features ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

9.3.4.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF $t_{FASTTRIP(dly)} = 1 \mu s$ (typical) with $t_{(SCP)} = 45 \text{ A}$ of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $t_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $t_{(OL)}$. Then the device functions similar to the overload condition. 29-8 illustrates output hot-short performance of the device.




図 9-8. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This supply line noise immunity is achieved by controlling the turn OFF time of the internal FET

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

19

based on the overcurrent level, $I_{(FASTTRIP)}$, through the device. The higher the overcurrent, the faster the turn OFF time, $t_{FASTTRIP(dly)}$. At Overload current level in the range of $I_{FASTTRIP} < I_{OUT} < I_{SCP}$, the fast-trip comparator response is 3.2 μ s (typical).

9.3.4.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, the current begins to limit at $I_{(OL)}$. Due to high power dissipation of VIN x $I_{(OL)}$ within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at $T_{(J_REG)}$, 145°C (typical) for a duration of $t_{(Treg_timeout)}$, 1.25 sec (typical). Subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the $\frac{1}{8}$ 9-1. FLT gets asserted after $t_{(Treg_timeout)}$ and remains asserted till the output short-circuit is removed. $\boxed{2}$ 9-9 illustrates the behavior of the device in this condition.




図 9-9. Start-Up With Short on Output

9.3.5 Output Power Limiting, PLIM (TPS16632 Only)

In TPS16630, with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical Industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS16632 integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in 🗵 9-10 to set the output power limiting value. If output power limiting is not required, then connect PLIM to GND directly. This connection disables the PLIM functionality.

During an over-power load event, the TPS16632 limits the output power at the programmed value set by PLIM resistor. This limit indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and $P_{LIM} = V_{OUT} \times I_{OUT}$. \boxtimes 7-8 shows the output power limit and current limit characteristics of TPS16632 with 100-W power limit setting. The maximum duration for the device in power limiting mode is 162 msec (typical), $t_{CL_PLIM(dly)}$. After this time, the device operates either in auto-retry or latch off mode based on MODE pin configuration in $\frac{1}{5}$ 9-1.

$$P_{(PLIM)} = 1 \times R_{(PLIM)} \tag{5}$$

Product Folder Links: TPS1663

Here, $P_{(PLIM)}$ is output power limit in watts, and $R_{(PLIM)}$ is the power limit setting resistor in $k\Omega$.

During the output power limiting operation, \overline{FLT} asserts after a delay of $t_{CL_PLIM_FLT(dly)}$. The \overline{FLT} signal remains asserted until the over power load condition is removed and the device resumes normal operation.

☑ 9-11 illustrates output power limiting performance of TPS16632 with 100-W setting for class-2 power supply designs .




図 9-10. TPS16632 Typical Application Schematic




図 9-11. 100 W class 2, Output Power Limiting Response of TPS16632

9.3.6 Current Monitoring Output (IMON)

The TPS1663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage $(V_{(IMON)max})$ for monitoring the current is limited to 4 V. This limitation puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by $\not \equiv 6$.

$$V(IMON) = [I(OUT) \times GAIN(IMON)] \times R(IMON)$$
(6)

Where,

- GAIN_(IMON) is the gain factor I_(IMON):I_(OUT) = 27.9μA/A (typical)
- I_(OUT) is the load current

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

Refer to 🗵 7-9 for IMON output versus load current plot. 🗵 9-12 illustrates IMON performance.




図 9-12. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

9.3.7 FAULT Response (FLT)

The FLT open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, ILIM pin short, and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal *de-glitch* circuit for fault conditions without the need for an external circuitry. FLT can be left open or connected to GND when not used.

9.3.8 Power Good Output (PGOOD)

The devices feature an open drain Power Good (PGOOD) indicator output. PGOOD can be used for enable-disable control of the downstream loads like DC/DC converters. PGOOD goes high when the internal FET's gate is enhanced. PGOOD goes low when the internal FET turns OFF during a fault event or when \$\overline{SHDN}\$ is pulled low. There is a deglitch of 11.5 msec (typical), tpGOODR, at the rising edge and 10 msec (typical), tpGOODF, on falling edge. PGOOD is a rated for 60 V and can be pulled to IN or OUT through a resistor.

9.3.9 IN, P IN, OUT and GND Pins

Connect a minimum of a 0.1-µF capacitor across IN and GND. Connect P_IN and IN together. Do not leave any of the IN and OUT pins un-connected.

9.3.10 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET if the junction temperature exceeds $T_{(TSD)}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as shown in $\frac{1}{2}$ 9-1, the device either latches off or commences an auto-retry cycle of 648 msec (typical), $t_{(TSD_retry)}$ after $T_J < t_{(TSD)} - 11$ °C). During the thermal shutdown, the fault pin \overline{FLT} pulls low to indicate a fault condition.


9.3.11 Low Current Shutdown Control (SHDN)

The internal and the external FET and hence the load current can be switched off by pulling the \overline{SHDN} pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μ A (typical) in shutdown state. To assert \overline{SHDN} low, the pull down must have sinking capability of at least 10 μ A. To enable the device, \overline{SHDN} must be pulled up to at least 2 V. Once the device is enabled, the internal FET turns on with dVdT mode. $\boxed{2}$ 9-13 and $\boxed{2}$ 9-14 illustrate the performance of \overline{SHDN} control.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVSET9



9.4 Device Functional Modes

The TPS1663x devices respond differently to overload with MODE pin configurations. 表 9-1 lists the operational differences.

表 9-1. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	Power Limiting, Over Current fault and Thermal Shutdown Operation			
Open	Active Current limiting for a maximum duration of t _{CL_PLIM(dly)} . There after Latches OFF. Latch reset by toggling SHDN or UVLO low to high or power cycling IN.			
Shorted to GND	Active current limiting for a maximum duration of t _{CL_PLIM(dly)} . There after auto-retries after a delay of t _(TSD_retry) .			

Product Folder Links: TPS1663



10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The TPS1663x is a 60-V eFuse, typically used for hot-swap and power rail protection applications. The device operates from 4.5 V to 60 V with programmable current limit, overvoltage, and undervoltage protections. The device aids in controlling in-rush current and provides output power limiting for systems such as PLCs, Telecom radios, and industrial printers. The device also provides robust protection for multiple faults on the system rail.

The Detailed Design Procedure section can be used to select component values for the device. Additionally, a spreadsheet design tool, TPS1663 Design Calculator, is available in the web product folder.

10.2 Typical Application




図 10-1. 20 V -50 V, 1-A eFuse Protection Circuit for Telecom Radios

10.2.1 Design Requirements

表 10-1 shows the design requirements for TPS16630.

DESIGN PARAMETER EXAMPLE VALUE Input voltage range 20 V-50 V $V_{(IN)}$ 18 V Undervoltage lockout set point $V_{(UV)}$ Overvoltage cutoff set point 55 V $V_{(OV)}$ Overload current limit 1 A $I_{(LIM)}$ 100 uF COUT Output capacitor Inrush current limit 300 mA

表 10-1. Design Requirements

10.2.2 Detailed Design Procedure

10.2.2.1 Programming the Current-Limit Threshold R_(ILIM) Selection

The R_(ILIM) resistor at the ILIM pin sets the overload current limit. The overload current limit can be set using 式 7.

> Copyright © 2023 Texas Instruments Incorporated Product Folder Links: TPS1663

I_(INRUSH)



$$R_{\text{(ILIM)}} = \frac{18}{I_{\text{OL}}} = 18k\Omega \tag{7}$$

where

Choose the closest standard 1% resistor value: $R_{(ILIM)}$ = 18 k Ω

10.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R_1 , R_2 and R_3 connected between IN, UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving \pm 8 and \pm 9.

$$V(\text{OVPR}) = \frac{R_3}{R_1 + R_2 + R_3} \times V(\text{OV})$$
(8)

$$V(UVLOR) = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V(UV)$$
(9)

For minimizing the input current drawn from the power supply $[I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)]$, TI recommends to use higher value resistance for R_1 , R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, I(R₁₂₃), must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)}=1.2~V$ and $V_{(UVLOR)}=1.2~V$. From the design requirements, $V_{(OV)}$ is 55 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of $R_3=20.5~k\Omega$ and use $\stackrel{\textstyle *}{\not\sim} 8$ to solve for $(R_1+R_2)=930~k\Omega$. Use $\stackrel{\textstyle *}{\not\sim} 9$ and value of (R_1+R_2) to solve for $R_2=43~k\Omega$ and finally $R_1=887~k\Omega$.

Choose the closest standard 1% resistor values: $R_1 = 887 \text{ k}\Omega$, $R_2 = 43 \text{ k}\Omega$, and $R_3 = 20.5 \text{ k}\Omega$.

10.2.2.3 Setting Output Voltage Ramp Time (t_{dVdT})


Use \pm 1 and \pm 2 to calculate required $C_{(dVdT)}$ for achieving an inrush current of 300 mA. $C_{(dVdT)}$ = 22 nF. \boxtimes 10-2 and \boxtimes 10-3 illustrate the inrush current limiting performance during 50-V hot-plug in condition.

10.2.2.3.1 Support Component Selections R_{PGOOD} and C_(IN)


The R_{PGOOD} serves as pull-up for the open-drain output. The current sink by this pin must not exceed 10 mA (see the *Absolute Maximum Ratings* table). TI recommends typical resistance value in the range of 10 k Ω to 100 k Ω for R_{PGOOD} . \boxtimes 10-5 and \boxtimes 10-7 illustrate the power up and power down performance of the system respectively. The C_{IN} is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of 0.1 μ F for $C_{(IN)}$.



10.2.3 Application Curves



English Data Sheet: SLVSET9



10.3 System Examples

10.3.1 Simple 24-V Power Supply Path Protection

With the TPS1663x, a simple 24-V power supply path protection can be realized using a minimum of three external components, as shown in the schematic diagram in \boxtimes 10-9. The external components required are a $R_{(ILIM)}$ resistor to program the current limit and $C_{(IN)}$ and $C_{(OUT)}$ capacitors.




図 10-9. TPS16630 Configured for a Simple Power Supply Path Protection

Protection features with this configuration include:

- 39-V (maximum) overvoltage clamp output
- Inrush current control with 24-V/500-µs output voltage slew rate
- Accurate current limiting with auto-retry

10.4 Power Supply Recommendations

The TPS1663x eFuse is designed for the supply voltage range of 4.5 V \leq V_{IN} \leq 60 V. If the input supply is located more than a few inches from the device, TI recommends an input ceramic bypass capacitor higher than 0.1 μ F. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

10.4.1 Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

27

input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- · Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- · Using a Schottky diode across the output and GND to absorb negative spikes
- Using low value ceramic capacitor (C_(IN) to approximately 0.1 μF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with \pm 10.


$$V_{\text{spike}(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$
(10)

where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least 1 μ F of input capacitor.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in \boxtimes 10-10



^{*} Optional components needed for suppression of transients

図 10-10. Circuit Implementation With Optional Protection Components for TPS1663x

10.5 Layout

10.5.1 Layout Guidelines

- For all the applications, TI recommends a 0.1 μF or higher value ceramic decoupling capacitor between IN terminal and GND.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. See 図 10-11 and 図 10-12 for a typical PCB layout example.
- Locate all the TPS1663x family support components R_(ILIM), R_(PLIM), C_(dVdT), R_(IMON), UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.

Product Folder Links: TPS1663

Copyright © 2023 Texas Instruments Incorporated



- The trace routing for the R_(ILIM), R_(PLIM) component to the device must be as short as possible to reduce
 parasitic effects on the current limit and power limit accuracy. These traces must not have any coupling to
 switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect, and routed with short traces to reduce inductance. For example, TI
 recommends a protection Schottky diode to address negative transients due to switching of inductive loads,
 and it must be physically close to the OUT and GND pins.
- Thermal Considerations: when properly mounted, the PowerPAD package provides significantly greater
 cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane
 directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase
 heat sinking in higher current applications.



10.5.2 Layout Example

- Top Layer
- Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




図 10-11. PCB Layout Example With QFN Package With a 2-Layer PCB

English Data Sheet: SLVSET9



Top Layer

Bottom layer GND plane

Top Layer GND Plane

Via to Bottom Layer




図 10-12. Typical PCB Layout Example With HTSSOP Package With a 2-Layer PCB



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

TPS1663 Design Calculator

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

11.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。


12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.


 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated