



**TPS1HB16-Q1** 





# TPS1HB16-Q1 40V、16mΩ のシングル・チャネル、車載用スマート・ハイサイ ド・スイッチ

# 1 特長

- 車載アプリケーション向けに AEC-Q100 認証を取得
  - 温度グレード 1:-40℃~125℃
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C4B
  - 40V の負荷ダンプへの耐性
- 機能安全対応
  - 機能安全システムの設計に役立つ資料を利用可
- 16mΩ R<sub>ON</sub> (T<sub>J</sub> = 25°C) のシングル・チャネル、スマー ト・ハイサイド・スイッチ
- 可変電流制限によるシステム・レベルの信頼性の向上
  - 電流制限を4.4A~49Aの範囲で設定可能
- 堅牢な出力保護機能を内蔵:
  - 熱保護機能を内蔵
  - グランド / バッテリへの短絡に対する保護
  - 逆電圧による FET の自動スイッチ・オンを含むバッ テリ逆接続からの保護
  - バッテリおよびグランドの喪失時に自動シャットオフ
  - 誘導性負荷の逆起電圧の発生を防止する出力クラ ンプを内蔵
  - フォルト処理を設定可能
- アナログ検出出力は、以下を正確に測定するよう設定 可能:
  - 負荷電流
  - デバイス温度
- SNS ピンによるフォルト表示を実現
  - 開放負荷とバッテリ短絡の検出

# 2 アプリケーション

- 車載ディスプレイ・モジュール
- ADAS モジュール
- コンフォート・シート・モジュール
- トランスミッション制御ユニット
- HVAC (エアコン) 制御モジュール
- 車体制御モジュール
- 白熱光および LED ライティング

## 3 概要

TPS1HB16-Q1 デバイスは、12V 車載システムでの使用 を目的としたスマート・ハイサイド・スイッチです。このデバ イスは、車載システムでの短絡など有害な事象の発生時 でも出力ポートを確実に保護できるよう、堅牢な保護およ び診断機能を内蔵しています。デバイスの種類に応じて 信頼性の高い電流制限を行い、障害から保護します。電 流制限は、4.4A~49A に設定可能です。電流制限範囲 を小さくすると、大きなピーク電流を必要としない負荷で保 護を強化でき、電流制限範囲を大きくすると、大きな過渡 電流を必要とする負荷でも使用できます。このデバイス は、広い範囲の負荷プロファイルを高い信頼性で駆動で きます。


TPS1HB16-Q1 は、負荷診断機能を強化できる高精度ア ナログ電流検出機能も備えています。負荷電流とデバイス 温度をシステムの MCU に報告することで、システムの寿 命を延ばす予知保全と負荷診断が可能です。

TPS1HB16-Q1 は、PCB の占有面積を減らすことができ る HTSSOP パッケージで供給されます。

## パッケージ情報

部品番号(1)	パッケージ	本体サイズ (公称)
TPS1HB16-Q1	HTSSOP (16)	5.00mm × 4.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



簡略回路図



# **Table of Contents**

1 特長 1	9.2 Functional Block Diagram	19
<b>2</b> アプリケーション1	9.3 Feature Description	19
3 概要1	9.4 Device Functional Modes	30
4 Revision History2	10 Application and Implementation	32
5 Device Comparison Table3	10.1 Application Information	32
6 Pin Configuration and Functions4	10.2 Typical Application	35
6.1 Recommended Connections for Unused Pins5	10.3 Typical Application	4
7 Specifications6	10.4 Power Supply Recommendations	4
7.1 Absolute Maximum Ratings6	10.5 Layout	4
7.2 ESD Ratings	11 Device and Documentation Support	46
7.3 Recommended Operating Conditions6	11.1 Documentation Support	46
7.4 Thermal Information7	11.2ドキュメントの更新通知を受け取る方法	46
7.5 Electrical Characteristics	11.3 サポート・リソース	46
7.6 SNS Timing Characteristics9	11.4 Trademarks	
7.7 Switching Characteristics10	11.5 静電気放電に関する注意事項	40
7.8 Typical Characteristics11	11.6 用語集	
8 Parameter Measurement Information16	12 Mechanical, Packaging, and Orderable	
9 Detailed Description18	Information	46
9.1 Overview		
·	·	

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (April 2020) to Revision B (February 2023)	Page
<ul><li>・ ドキュメント全体にわたって表、図、相互参照の採番方法を更新</li></ul>	1
Addition of V <sub>SC</sub> parameter to the Specifications section	
Changes from Revision * (May 2019) to Revision A (April 2020)	Page
Changes from Revision * (May 2019) to Revision A (April 2020)  - ステータスを「事前情報」から「量産データ」に変更	

Product Folder Links: TPS1HB16-Q1



# **5 Device Comparison Table**

# 表 5-1. Device Options

DEVICE VERSION	PARTNIMBER   CHRRENTIIMIT		CURRENT LIMIT RANGE	OVERCURRENT BEHAVIOR  Disable switch immediately	
Α			4.4 A to 22 A		
В	TPS1HB16 <b>B</b> -Q1	Resistor Programmable	9.8 A to 49 A	Disable switch immediately	
F	TPS1HB16 <b>F</b> -Q1	Internally set	60 A	Disable switch immediately	



# **6 Pin Configuration and Functions**




図 6-1. PWP Package 16-Pin HTSSOP Top View

表 6-1. Pin Functions

P	IN			
NAME	VERSION A/B	VERSION F	I/O	DESCRIPTION
GND	GND 1 1			Device ground
SNS	2	2	0	Sense output
LATCH 3 3			I	Sets fault handling behavior (latched or auto-retry)
EN 4 4		4	I	Control input, active high
ILIM 5 -		-	0	Connect resistor to set current-limit threshold
FLT	-	5	0	Open drain output with pulldown to signal fault.
VOUT	6 - 8	6 - 8	0	Channel output
NC	9 - 13, 15	9 - 13, 15	I	No Connect, leave floating
SEL1	SEL1 14 14		I	Diagnostics select. No functionality on device version F; connect to IC GND through R <sub>PROT</sub> resistor
DIA_EN 16 16		I	Diagnostic enable, active high	
VBB	Exposed pad	Exposed pad	I	Power supply input



## **6.1 Recommended Connections for Unused Pins**

The TPS1HB16-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

表 6-2. Connections For Optional Pins

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED		
SNS	Ground through 1-kΩ resistor	Analog sense is not available.		
LATCH	Float or ground through R <sub>PROT</sub> resistor	With LATCH unused, the device auto-retries after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.		
ILIM (Version A/B)	Float	If the ILIM pin is left floating, the device is set to the default internal current limit threshold.		
FAULT (Version F)	Float	Open drain FAULT signal is not able to be used		
SEL1	Ground through RPROT	SEL1 selects the TJ sensing feature. With SEL1 unused, only current sensing and open load detection are available. If unused, must be grounded through a resistor to engage FET turn-on during reverse battery.		
DIA_EN	Float or ground through R <sub>PROT</sub> resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.		



## 7 Specifications

# 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Maximum continuous supply voltage, V <sub>BB</sub>			36	V
Load dump voltage, V <sub>LD</sub>	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V <sub>Rev</sub> , t ≤ 3 minutes		-18		V
Enable pin voltage, V <sub>EN</sub>		-1	7	V
LATCH pin voltage, V <sub>LATCH</sub>		-1	7	V
Diagnostic Enable pin voltage, V <sub>DIA_EN</sub>		-1	7	V
Sense pin voltage, V <sub>SNS</sub>		-1	18	V
Select pin voltage, V <sub>SEL1</sub>		-1	7	V
Reverse ground current, I <sub>GND</sub>	V <sub>BB</sub> < 0 V		-50	mA
Energy dissipation during turnoff, E <sub>TOFF</sub>	Single pulse, L <sub>OUT</sub> = 5 mH, T <sub>J,start</sub> = 125°C		34 <sup>(2)</sup>	mJ
Energy dissipation during turnoff, E <sub>TOFF</sub>	Repetitive pulse, L <sub>OUT</sub> = 5 mH, T <sub>J,start</sub> = 125°C		14 <sup>(2)</sup>	mJ
Maximum junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability

## 7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except VBB and VOUT	±2000	
$V_{(ESD)}$	discharge	scharge	VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

<sup>(1)</sup> AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

	, , , , , , , , , , , , , , , , , , , ,	MIN	MAX	UNIT
$V_{BB}$	Nominal supply voltage <sup>(1)</sup>	6	18	V
V <sub>BB</sub>	Extended lower supply voltage	3	6	V
V <sub>BB</sub>	Extended higher supply voltage <sup>((2))</sup>	18	28	V
V <sub>EN</sub>	Enable voltage	-1	5.5	V
V <sub>LATCH</sub>	LATCH voltage	-1	5.5	V
V <sub>DIA_EN</sub>	Diagnostic Enable voltage	-1	5.5	V
V <sub>SEL1</sub>	Select voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	7	V

<sup>(1)</sup> All operating voltage conditions are measured with respect to device GND

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> For further details, see the section regarding switch-off of an inductive load.

<sup>(2)</sup> All parameters specified are still valid, short circuit protection valide to value specified by V<sub>SC</sub> parameter



## 7.4 Thermal Information

	Junction-to-board thermal resistance  Junction-to-top characterization parameter  Junction-to-board characterization parameter	TPS1HB16-Q1	
	THERMAL METRIC (1) (2)	PWP (HTSSOP)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	34.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	31.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE AND CURRENT					
V <sub>DSCLAMP</sub>	V <sub>DS</sub> clamp voltage		40		46	V
V <sub>BBCLAMP</sub>	V <sub>BB</sub> clamp voltage		58		76	V
V <sub>UVLOF</sub>	V <sub>BB</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V <sub>UVLOR</sub>	V <sub>BB</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
SB G	Standby current (total device leakage including	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 25°C V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V			0.1	μΑ
	MOSFET channel)	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 85°C, V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V			0.5	μΑ
IL <sub>NOM</sub>	Continuous load current	T <sub>AMB</sub> = 70°C		7		Α
1	Output leakage current	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 25°C V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V		0.01	0.1	μΑ
OUT(standby)		V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 125°C V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V			1.5	μΑ
I <sub>DIA</sub>	Current consumption in diagnostic mode	V <sub>BB</sub> = 13.5 V, I <sub>SNS</sub> = 0 mA V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, V <sub>OUT</sub> = 0V		3	6	mA
IQ	Quiescent current	V <sub>BB</sub> = 13.5 V V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V, I <sub>OUT</sub> = 0 A		3	6	mA
t <sub>STBY</sub>	Standby mode delay time	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	$T_J = 25^{\circ}C, 6 \text{ V} \le V_{BB} \le 28 \text{ V}$		16		mΩ
R <sub>ON</sub>	(Includes MOSFET and	T <sub>J</sub> = 150°C, 6 V ≤ V <sub>BB</sub> ≤ 28 V			32	mΩ
	package)	$T_J = 25^{\circ}C, 3 \text{ V} \le V_{BB} \le 6 \text{ V}$			30	mΩ
D	On-resistance during	$T_J = 25^{\circ}C$ , -18 V $\leq V_{BB} \leq$ -8 V		16		mΩ
R <sub>ON(REV)</sub>	reverse polarity	$T_J = 105^{\circ}C, -18 \text{ V} \le V_{BB} \le -8 \text{ V}$			39	mΩ
CURRENT	SENSE CHARACTERISTIC	cs			'	
K <sub>SNS</sub>	Current sense ratio	I <sub>OUT</sub> = 1 A		3000		

<sup>(2)</sup> The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.



 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
			In 8 A		2.6		mA
			I <sub>OUT</sub> = 8 A	<b>-</b> 5		5	%
SNST  SNST  SNS CHAI SNSFH SNSIeak CURRENT  VSC  CL  FAULT CH			I 2 A		1.000		mA
			I <sub>OUT</sub> = 3 A	-5		5	%
					0.333		mA
			I <sub>OUT</sub> = 1 A	-5		5	%
	Current sense current	$V_{EN} = V_{DIA EN} = 5 V$			0.101		mA
SNSI	and accuracy	$V_{SEL1} = 0 V$	I <sub>OUT</sub> = 300 mA	-6		6	%
SNSI SNST  SNS CHA SNSFH SNSIE			1. 400 4		0.03438		mA
			I <sub>OUT</sub> = 100 mA	-11		11	%
			I - 50 A		0.0174		mA
			I <sub>OUT</sub> = 50 mA	-18		18	%
					0.00737		mA
			I <sub>OUT</sub> = 20 mA	-38		38	%
TJ SENSI	E CHARACTERISTICS	1					
			T <sub>J</sub> = -40°C	0.01	0.12	0.38	mA
I <sub>SNST</sub>	Temperature sense current	V <sub>DIA_EN</sub> = 5 V, V <sub>SEL1</sub> = 5 V	T <sub>J</sub> = 25°C	0.72	0.85	0.98	mA
I <sub>SNST</sub>			T <sub>J</sub> = 85°C	1.25	1.52	1.79	mA
			T <sub>J</sub> = 125°C	1.61	1.96	2.31	mA
			T <sub>J</sub> = 150°C	1.80	2.25	2.70	mA
dl <sub>SNST</sub> /dT	Coefficient				0.0112		mA/°C
	ARACTERISTICS						
I <sub>SNSEH</sub>	I <sub>SNS</sub> fault high-level	V <sub>DIA EN</sub> = 5 V, V <sub>SEL1</sub> = 0	V	4	4.5	5.3	mA
	I <sub>SNS</sub> leakage	V <sub>DIA EN</sub> = 0 V				1	μA
	T LIMIT CHARACTERISTIC						'
		Version A				18	V
Vec	Short Circuit Maximum	Version B				18	V
00	Supply Voltage	Version F				18	V
		Device Version A, T <sub>J</sub> = -40°C to 150°C	R <sub>ILIM</sub> = GND, open, or out of range		28.6		Α
			R <sub>ILIM</sub> = 5 kΩ	18.16	22	28	A
dI <sub>SNST</sub> /dT SNS CHA SNSFH SNSIeak CURREN			$R_{ILIM} = 25 \text{ k}\Omega$	2.62	4.4	5.7	Α
I <sub>CL</sub>	Current limit threshold		R <sub>ILIM</sub> = GND, open, or out of range		70		Α
		Device Version B, T <sub>J</sub> = -40°C to 150°C	$R_{ILIM} = 5 k\Omega$	40.44	49	62.4	Α
			$R_{ILIM} = 25 \text{ k}\Omega$	8	9.8	11.76	Α
		<b>5</b>	T <sub>J</sub> = 25°C	53	60	72	Α
		Device Version F	T <sub>J</sub> = 150°C	42	47	56	Α
		Version A			110		A * kΩ
K <sub>CL</sub>	Current Limit Ratio	Version B			245		A * kΩ
FAULT CI	HARACTERISTICS	1					
V <sub>OL</sub>	Open-load (OL) detection voltage	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V,	V <sub>SEL1</sub> = 0 V	2	3	4	V
t <sub>OL1</sub>	OL and STB indication- time from EN falling	V <sub>EN</sub> = 5 V to 0 V, V <sub>DIA_EN</sub> I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> = 4 V	= 5 V, V <sub>SEL1</sub> = 0 V	300	500	700	μs
t <sub>OL2</sub>	OL and STB indication- time from DIA_EN rising	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 0 V I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> = 4 V	to 5 V, V <sub>SEL1</sub> = 0 V	2	20	50	μs

 $V_{BB} = 6 \text{ V}$  to 18 V,  $T_{J} = -40^{\circ}\text{C}$  to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OL3</sub>	OL and STB indication- time from VOUT rising	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, V <sub>SEL1</sub> = 0 V I <sub>OUT</sub> = 0 mA, V <sub>OUT</sub> = 0 V to 4 V	2	20	50	μs
T <sub>ABS</sub>	Thermal shutdown		150			°C
T <sub>HYS</sub>	Thermal shutdown hysteresis		20	25	30	°C
t <sub>FAULT</sub>	Fault shutdown indication-time	V <sub>DIA_EN</sub> = 5 V Time between switch shutdown and I <sub>SNS</sub> settling at I <sub>SNSFH</sub>			50	μs
t <sub>RETRY</sub>	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown or current limit).	1	2	3	ms
EN PIN CH	ARACTERISTICS				'	
V <sub>IL, EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS, EN</sub>	Input voltage hysteresis			350		mV
R <sub>EN</sub>	Internal pulldown resistor		0.5	1	2	МΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8 V		0.8		μA
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5 V	,	5.0		μΑ
DIA_EN PII	CHARACTERISTICS				-	
V <sub>IL, DIA_EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, DIA_EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS</sub> , DIA_EN	Input voltage hysteresis			350		mV
R <sub>DIA_EN</sub>	Internal pulldown resistor		0.5	1	2	МΩ
I <sub>IL, DIA_EN</sub>	Input current low-level	V <sub>DIA_EN</sub> = 0.8 V		0.8		μA
I <sub>IH, DIA_EN</sub>	Input current high-level	V <sub>DIA_EN</sub> = 5 V		5.0		μΑ
SEL1 PIN (	HARACTERISTICS				-	
V <sub>IL, SEL1</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, SEL1</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS, SEL1</sub>	Input voltage hysteresis			350		mV
R <sub>SEL1</sub>	Internal pulldown resistor		0.5	1	2	МΩ
I <sub>IL, SEL1</sub>	Input current low-level	V <sub>SEL1</sub> = 0.8 V		0.8		μA
I <sub>IH, SEL1</sub>	Input current high-level	V <sub>SEL1</sub> = 5 V		5.0		μA
LATCH PIN	CHARACTERISTICS				'	
V <sub>IL, LATCH</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, LATCH</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS,</sub>	Input voltage hysteresis			350		mV
R <sub>LATCH</sub>	Internal pulldown resistor		0.5	1	2	МΩ
I <sub>IL, LATCH</sub>	Input current low-level	V <sub>LATCH</sub> = 0.8 V		0.8		μA
I <sub>IH, LATCH</sub>	Input current high-level	V <sub>LATCH</sub> = 5 V		5		μΑ

# 7.6 SNS Timing Characteristics

 $V_{BB} = 6 \text{ V}$  to 18 V,  $T_{J} = -40^{\circ}\text{C}$  to +150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	G - CURRENT SENSE			,		
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN	$V_{EN}$ = 5 V, $V_{DIA\_EN}$ = 0 V to 5 V $R_{SNS}$ = 1 k $\Omega$ , $R_L$ ≤ 4 $\Omega$			40	μs



# 7.6 SNS Timing Characteristics (continued)

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

Settling time from rising edge of EN and DIA_EN  Settling time from rising edge of EN	$\begin{split} &V_{EN} = V_{DIA\_EN} = 0 \text{ V to 5 V} \\ &R_{SNS} = 1 \text{ k}\overline{\Omega}, R_L \leq 4 \Omega \\ &V_{EN} = 0 \text{ V to 5 V}, V_{DIA\_EN} = 5 \text{ V} \end{split}$			200	μs
Settling time from rising edge of EN					
	$R_{SNS} = 1 k\Omega, R_L \le 4 \Omega$			165	μs
Settling time from falling edge of DIA_EN	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V to } 0 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, R_L \le 4 \Omega$			20	μs
Settling time from rising edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 1 \text{ A to 5 A}$			20	μs
Settling time from falling edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, I_{OUT} = 5 \text{ A to } 1 \text{ A}$			20	μs
IG - TEMPERATURE SENSE					
Settling time from rising edge of DIA_EN	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 0 \text{ V to } 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega$			40	μs
Settling time from rising edge of DIA_EN	$V_{EN} = 0 \text{ V}, V_{DIA\_EN} = 0 \text{ V to } 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega$			70	μs
Settling time from falling edge of DIA_EN	$V_{EN} = X$ , $V_{DIA\_EN} = 5$ V to 0 V $R_{SNS} = 1$ k $\Omega$			20	μs
IG - MULTIPLEXER					
Settling time from temperature sense to current sense	$V_{EN} = 5 \text{ V}, V_{DIA EN} = 5 \text{ V}$ $V_{SEL1} = 5 \text{ V to } \overline{0} \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, R_{L} \le 4 \Omega$			60	μs
Settling time from current sense to temperature sense	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V}$ $V_{SEL1} = 0 \text{ V to } \overline{5} \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega, R_L \le 4 \Omega$			60	μs
	Settling time from rising edge of load step  Settling time from falling edge of load step  G - TEMPERATURE SENSE  Settling time from rising edge of DIA_EN  Settling time from rising edge of DIA_EN  Settling time from falling edge of DIA_EN  G - MULTIPLEXER  Settling time from temperature sense to current sense  Settling time from current sense to	Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega, \ R_L \le 4 \ \Omega$ Settling time from rising edge of load step $R_{SNS} = 1 \ k\Omega, \ I_{OUT} = 1 \ A \ to \ 5 \ A$ Settling time from falling edge of load step $R_{SNS} = 1 \ k\Omega, \ I_{OUT} = 1 \ A \ to \ 5 \ A$ Settling time from falling edge of load step $R_{SNS} = 1 \ k\Omega, \ I_{OUT} = 5 \ A \ to \ 1 \ A$ Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from falling edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from falling edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from temperature sense to current sense $R_{SNS} = 1 \ k\Omega$ Settling time from temperature sense to current sense to temperature sense to temperatu	Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega, \ R_L \le 4 \ \Omega$ Settling time from rising edge of load step $R_{SNS} = 1 \ k\Omega, \ R_{L} \le 4 \ \Omega$ Settling time from falling edge of load step $R_{SNS} = 1 \ k\Omega, \ R_{L} = 1 \ A \ to 5 \ A$ Settling time from falling edge of load step $R_{SNS} = 1 \ k\Omega, \ R_{L} = 5 \ V, \ V_{DIA} = 1 \ A \ to 5 \ A$ Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega, \ R_{L} = 1 \ k\Omega$ Settling time from rising edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from falling edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from falling edge of DIA_EN $R_{SNS} = 1 \ k\Omega$ Settling time from temperature sense to current sense $R_{SNS} = 1 \ k\Omega$ Settling time from temperature sense to current sense to temperature sens	Settling time from rising edge of load step $R_{SNS} = 1 \text{ k}\Omega$ , $R_L \le 4 \Omega$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k}\Omega$ , $I_{OUT} = 1 \text{ A to } 5 \text{ A}$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 5 \text{ V}$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 5 \text{ V}$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 5 \text{ V}$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 5 \text{ A to } 1 \text{ A}$ $V_{EN} = 5 \text{ V}$ , $V_{DIA\_EN} = 0 \text{ V to } 5 \text{ V}$ $V_{EN} = 1 \text{ k}\Omega$ $V_{EN} = 1$	Settling time from rising edge of DIA_EN $R_{SNS} = 1 k\Omega$ , $R_L \le 4 \Omega$ 20 Settling time from rising edge of load step $R_{SNS} = 1 k\Omega$ , $I_{OUT} = 1 A to 5 A$ 20 Settling time from falling edge of load step $R_{SNS} = 1 k\Omega$ , $I_{OUT} = 1 A to 5 A$ 20 Settling time from falling edge of load step $R_{SNS} = 1 k\Omega$ , $I_{OUT} = 5 A to 1 A$ 20 Settling time from rising edge of DIA_EN $R_{SNS} = 1 k\Omega$ 20 Settling time from rising edge of DIA_EN $R_{SNS} = 1 k\Omega$ 20 Settling time from falling edge of DIA_EN $R_{SNS} = 1 k\Omega$ 20 Settling time from falling edge of DIA_EN $R_{SNS} = 1 k\Omega$ 20 Settling time from temperature sense to current sense $R_{SNS} = 1 k\Omega$ 20 Settling time from temperature sense to $R_{SNS} = 1 k\Omega$ 20 Settling time from temperature sense to $R_{SNS} = 1 k\Omega$ 20 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 20 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 20 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 20 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 21 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 22 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 32 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 33 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 34 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 35 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 36 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 37 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 38 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 39 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 30 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 30 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 30 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 30 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 30 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 31 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 31 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 31 Settling time from current sense to $R_{SNS} = 1 k\Omega$ 31 Settling time from current sense

# 7.7 Switching Characteristics

 $V_{BB}$  = 13.5 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DR</sub>	Turnon delay time (from Active)	$V_{BB}$ = 13.5 V, $R_L \le 4 \Omega$ , 50% EN rising to 10% $V_{OUT}$ rising	20	60	100	μs
t <sub>DF</sub>	Turnoff delay time	$V_{BB}$ = 13.5 V, $R_L \le 4 \Omega$ , 50% EN falling to 90% $V_{OUT}$ Falling	20	60	100	μs
SR <sub>R</sub>	VOUT rising slew rate	$V_{BB}$ = 13.5 V, 20% to 80% of $V_{OUT}$ , $R_L \le 4 \Omega$	0.1	0.4	0.7	V/µs
SR <sub>F</sub>	VOUT falling slew rate	$V_{BB}$ = 13.5 V, 80% to 20% of $V_{OUT}$ , $R_L \le 4 \Omega$	0.1	0.4	0.7	V/µs
t <sub>ON</sub>	Turnon time (active)	$V_{BB}$ = 13.5 V, $R_L \le 4 \Omega$ , 50% EN rising to 80% $V_{OUT}$ rising	39	94	235	μs
t <sub>OFF</sub>	Turnoff time	$V_{BB}$ = 13.5 V, $R_L \le 4 \Omega$	39	94	235	μs
$\Delta_{PWM}$	PWM accuracy - average load current	200- $\mu$ s enable pulse, V <sub>S</sub> = 13.5 V, R <sub>L</sub> = 4 $\Omega$	-25	0	25	%
t <sub>ON</sub> - t <sub>OFF</sub>	Turnon and turnoff matching	200-us enable pulse	-85	0	85	μs
E <sub>ON</sub>	Switching energy losses during turnon	$V_{BB} = 13.5 \text{ V}, R_{L} \le 4 \Omega$		0.7		mJ
E <sub>OFF</sub>	Switching energy losses during turnoff	$V_{BB} = 13.5 \text{ V}, R_{L} \le 4 \Omega$		0.7		mJ

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated



# 7.8 Typical Characteristics







Product Folder Links: TPS1HB16-Q1






図 7-13. Current Sense Output Current (I<sub>SNSI</sub> ) vs Load Current (I<sub>OUT</sub>) Across Temperature




図 7-14. Current Sense Output Current (I<sub>SNSI</sub>) vs Load Current (I<sub>OUT</sub>) Across V<sub>BB</sub>




図 7-15. Temperature Sense Output Current (I<sub>SNST</sub>) vs Temperature





図 7-16. Fault High Output Current (I<sub>SNSFH</sub>) vs Temperature








図 7-18. V<sub>IH</sub> vs Temperature











# **8 Parameter Measurement Information**






図 8-1. Parameter Definitions



Rise and fall time of  $V_{\text{EN}}$  is 100 ns.

図 8-2. Switching Characteristics Definitions





Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA\_EN.

**図 8-3. SNS Timing Characteristics Definitions** 



# 9 Detailed Description

## 9.1 Overview

The TPS1HB16-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS1HB16-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. 

■ 9-1 gives an example of the device nomenclature.





図 9-1. Naming Convention

## 9.2 Functional Block Diagram



## 9.3 Feature Description

#### 9.3.1 Protection Mechanisms

The TPS1HB16-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details).

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- · LATCH pin is low
- t<sub>RETRY</sub> has expired

· All faults are cleared (thermal shutdown, current limit)

#### 9.3.1.1 Thermal Shutdown

The TPS1HB16-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the switch will turn off. If  $T_{J,FET}$  passes  $T_{ABS}$ , the fault is cleared when the switch temperature decreases by the hysteresis value,  $T_{HYS}$ . If instead the  $T_{REL}$  threshold is exceeded, the fault is cleared after  $T_{RETRY}$  passes.

### 9.3.1.2 Current Limit

When  $I_{OUT}$  reaches the current limit threshold,  $I_{CL}$ , the channel will switch off immediately. The  $I_{CL}$  value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified  $I_{CL}$  value. When the switch is in the FAULT state, it will output an output current  $I_{SNSFH}$  on the SNS pin .

During a short-circuit event, the device will hit the  $I_{CL}$  value that is listed in the Electrical Characteristics table (for the given device version and  $R_{ILIM}$ ) and then turn the output off to protect the device. The device will register a short-circuit event when the output current exceeds  $I_{CL}$ , however, the measured maximum current can exceed the  $I_{CL}$  value due to the TPS1HB16-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3  $\mu$ s, so use the test setup described in the *AEC-Q100-012 Short Circuit Reliability* section, and take 3  $\mu$ s before the peak value as the  $I_{CL}$ . The device is assured to protect itself during a short-circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

#### 9.3.1.2.1 Current Limit Foldback

Version B of the TPS1HB16-Q1 implements a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A does not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

#### 9.3.1.2.2 Programmable Current Limit

All versions of the TPS1HB16-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V<sub>BB</sub> pin) during a short-circuit event
- · Improved protection of the downstream load

To set the current limit threshold, connect a resistor from  $I_{LIM}$  to  $V_{BB}$ . The current limit threshold is determined by Equation 1 ( $R_{ILIM}$  in  $k\Omega$ ):

$$I_{CL} = K_{CL} / R_{ILIM}$$
 (1)

The  $R_{ILIM}$  range is between 5 k $\Omega$  and 25 k $\Omega$ . An  $R_{ILIM}$  resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If  $R_{ILIM}$  is out of this range, the device cannot assure complete short-circuit protection.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

注

Capacitance on the  $I_{LIM}$  pin can cause  $I_{LIM}$  to go out of range during short-circuit events. For accurate current limiting, place  $R_{ILIM}$  near to the device with short traces to ensure < 5-pF capacitance to GND on the  $I_{LIM}$  pin.

#### 9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage  $V_{BB}$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns back on.

During an initial ramp of  $V_{BB}$  from 0 V at a ramp rate slower than 1 V/ms,  $V_{EN}$  pin will have to be held low until  $V_{BB}$  is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that  $V_{BB}$  has risen above UVLO before setting the  $V_{EN}$  pin to high.

## 9.3.1.2.4 VBB During Short-to-Ground

When  $V_{OUT}$  is shorted to ground, the module power supply ( $V_{BB}$ ) can have a transient decrease. This decrease is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, TI recommends that the module maintain  $V_{BB} > 3$  V (above the maximum  $V_{UVLOF}$ ) during  $V_{OUT}$  short-to-ground. This maintenance is typically accomplished by placing bulk capacitance on the power supply node.

### 9.3.1.3 Voltage Transients

The TPS1HB16-Q1 device contains two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in  $\boxtimes$  9-2.

The clamp from  $V_{BB}$  to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from  $V_{BB}$  to  $V_{OUT}$  is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from  $V_{BB}$  to GND exceeds the  $V_{BB}$  clamp level, the clamp will allow current to flow through the device from  $V_{BB}$  to GND (path 2). If the voltage potential from  $V_{BB}$  to  $V_{OUT}$  exceeds the clamping voltage, the power FET will allow current to flow from  $V_{BB}$  to  $V_{OUT}$  (path 3). Additional capacitance from  $V_{BB}$  to GND can increase the reliability of the system during ISO 7637 pulse 2-A testing.




図 9-2. Current Path During Supply Voltage Transient

#### 9.3.1.3.1 Load Dump

The TPS1HB16-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

#### 9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS1HB16-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness.

### 図 9-3. TPS1HB16-Q1 Inductive Discharge (5 mH)

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

### 9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current can be present during reverse battery. In order to activate the automatic switch on feature, SEL must have a path to ground from either from the MCU or it needs to be tied to ground through R<sub>PROT</sub> if unused.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option can be shared amongst multiple high-side switches.

Path 1 shown in 2 9-4 is blocked inside of the device.




図 9-4. Current Path During Reverse Battery

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

# 9.3.1.5 Fault Event – Timing Diagrams

注

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA\_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.

☑ 9-5 shows the immediate current limit switch off behavior. The diagram also illustrates the retry behavior. As shown, the switch will remain latched off until the LATCH pin is low.




図 9-5. Current Limit - Version A and B - Latched Behavior



 $\boxtimes$  9-6 shows the immediate current limit switch off behavior. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and  $t_{RETRY}$  has expired.




図 9-6. Current Limit - Version A and B - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until  $V_{OUT}$  has risen to  $V_{BB}$  – 1.8 V. After  $V_{OUT}$  has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and  $V_{OUT}$  is not able to rise, the SNS fault indication will remain indefinitely.  $\boxtimes$  9-7 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

注

 $\boxtimes$  9-7 assumes that  $t_{RETRY}$  has expired by the time that  $T_J$  reaches the hysteresis threshold.

LATCH = 0 V and DIA EN = 5 V




図 9-7. Fault Indication During Retry

## 9.3.2 Diagnostic Mechanisms

## 9.3.2.1 VOUT Short-to-Battery and Open-Load

The TPS1HB16-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.


#### 9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

### 9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA\_EN is high, an internal comparator will detect the condition of  $V_{OUT}$ . If the load is disconnected (open load condition) or there is a short to battery the  $V_{OUT}$  voltage will be higher than the open load threshold ( $V_{OL,off}$ ) and a fault is indicated on the SNS pin. An internal pull-up of 1 M $\Omega$  is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the  $V_{OUT}$  voltage above the  $V_{OL,off}$  during open load conditions.





This figure assumes that the device ground and the load ground are at the same potential. In a real system, there can be a ground shift voltage of 1 V to 2 V.

## 図 9-8. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA\_EN = HIGH and EN = LOW. If  $V_{OUT} > V_{OL}$ , the SNS pin will go to the fault level, but if  $V_{OUT} < V_{OL}$  there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA\_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if  $V_{OUT}$  decreases from greater than  $V_{OL}$  to less than  $V_{OL}$ , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA\_EN or the rising edge of EN.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




図 9-9. Open Load

#### 9.3.2.2 SNS Output

The SNS output can be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage can be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor must be connected to the same ground potential as the  $\mu C$  ADC.

表 9-1. Analog Sense Transfer Function

PARAMETER	TRANSFER FUNCTION
Load current	I <sub>SNSI</sub> = I <sub>OUT</sub> / K <sub>SNS</sub> = I <sub>OUT</sub> / 3000
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$

The SNS output will also be used to indicate system faults.  $I_{SNS}$  will go to the predefined level,  $I_{SNSFH}$ , when there is a fault.  $I_{SNSFH}$ ,  $dI_{SNST}/dT$ , and  $K_{SNS}$  are defined in the *Specifications* section.

Product Folder Links: TPS1HB16-Q1

#### 9.3.2.2.1 R<sub>SNS</sub> Value

The following factors must be considered when selecting the R<sub>SNS</sub> value:

Current sense ratio (K<sub>SNS</sub>)

- Largest and smallest diagnosable load current required for application operation
- · Full-scale voltage of the ADC
- · Resolution of the ADC

For an example of selecting  $R_{ISNS}$  value, reference  $R_{ILIM}$  Calculation in the applications section of this data sheet.

## 9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- **LED lighting**: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb can be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- Solenoid protection: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

#### 9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, TI recommends to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 10-1 with typical
  values for the resistor and capacitor. The designer must select a C<sub>SNS</sub> capacitor value based on system
  requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient
  response.
- The ADC and microcontroller can also be used for filtering. TI recommends that the ADC collects several
  measurements of the SNS output. The median value of this data set must be considered as the most
  accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier
  data.

#### 9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- Switch shutdown, due to:
  - Thermal Shutdown
  - Current limit
- Open-Load and V<sub>OUT</sub> shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.

Product Folder Links: TPS1HB16-Q1

Copyright © 2023 Texas Instruments Incorporated

	3 3-2. Device version A/D one max							
	INPUTS	OUTPUTS						
DIA_EN	SEL1	FAULT DETECT(1)	SNS					
0	X	Х	High-z					
1	0	0	Output current					
1	1	0	Device temperature					
1	0	1	I <sub>SNSFH</sub>					
1	1	1	Device temperature					

表 9-2. Device Version A/B SNS Mux

- (1) Fault Detect encompasses multiple conditions:
  - · Switch shutdown and waiting for retry
  - · Open Load and Short To Battery

For device version F, the SEL1 pin has no functionality so the device cannot output a temperature sense current. In this case, SEL1 must be connected to ground through an R<sub>PROT</sub> resistor and the SNS behavior will follow the table below.

	De de Bottos Volcion i dete max							
INPUTS			OUTPU	JTS				
DIA_EN	SEL1	FAULT DETECT(1)	SNS	FLT (2)				
0	Х	X	High-z	High-z				
1	Х	0	Output current	High-z				
1	Х	1	Ignigeli	Open-drain				

表 9-3. Device Version F SNS Mux

- (1) Fault Detect encompasses multiple conditions:
  - · Switch shutdown and waiting for retry
  - · Open Load / Short To Battery
- (2) Version F Only

## 9.3.2.4 Resistor Sharing

Multiple high-side devices can use the same SNS resistor as shown in  $\boxtimes$  9-10. This action reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




図 9-10. Sharing R<sub>SNS</sub> Among Multiple Devices



### 9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250-Hz, 5% duty cycle PWM will have an on-time of only 200  $\mu$ s that must be accommodated. The micro-controller ADC can sample the SNS signal after the defined settling time  $t_{SNSION3}$ .




図 9-11. Current Sensing in Low-Duty Cycle Applications

## 9.4 Device Functional Modes

During typical operation, the TPS1HB16-Q1 can operate in a number of states that are described below and shown as a state diagram in  $\boxtimes$  9-12.

### 9.4.1 Off

Off state occurs when the device is not powered.

## 9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

#### 9.4.3 Diagnostic

Diagnostic state can be used to perform diagnostics while the switch is disabled.

#### 9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA\_EN are low. After  $t_{STBY}$ , if the EN and DIA\_EN pins are still low, the device will go to Standby State.

Product Folder Links: TPS1HB16-Q1

#### 9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions can be turned on or off during Active state.



## 9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.




図 9-12. State Diagram




## 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

 $\boxtimes$  10-1 shows the schematic of a typical application for version A or B of the TPS1HB16-Q1. It includes all standard external components. This section of the data sheet discusses the considerations in implementing commonly required application functionality. Version F of the device will replace the ILIM pin with the open drain FLT pin. In this case, the FLT pin must be connected to a 5-V rail through a 10-k $\Omega$  pull up resistor.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

図 10-1. System Diagram

表 10-1. Recommended External Components

COMPONENT	TYPICAL VALUE	PURPOSE
R <sub>PROT</sub>	15 kΩ	Protect microcontroller and device I/O pins.
R <sub>SNS</sub>	1 kΩ	Translate the sense current into sense voltage.
C <sub>SNS</sub>	100 pF – 10 nF	Low-pass filter for the ADC input.
R <sub>GND</sub>	4.7 kΩ	Stabilize GND potential during turn-off of inductive load.
D <sub>GND</sub>	BAS21 Diode	Protects device during reverse battery.
R <sub>ILIM</sub>	5 kΩ – 25 kΩ	Set current limit threshold.

Product Folder Links: TPS1HB16-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 表 10-1. Recommended External Components (continued)

COMPONENT	TYPICAL VALUE	PURPOSE
C <sub>VBB1</sub>	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions.
C <sub>VBB2</sub>	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
C <sub>OUT</sub>	220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2).

#### 10.1.1 Ground Protection Network

As discussed in the *Reverse Battery* section,  $D_{GND}$  can be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally,  $R_{GND}$  is placed in parallel with  $D_{GND}$  if the switch is used to drive an inductive load. The ground protection network ( $D_{GND}$  and  $R_{GND}$ ) can be shared amongst multiple high-side switches.

A minimum value for  $R_{GND}$  can be calculated by using the absolute maximum rating for  $I_{GND}$ . During the reverse battery condition,  $I_{GND} = V_{BB} / R_{GND}$ :

$$R_{GND} \ge V_{BB} / I_{GND}$$
 (2)

- Set V<sub>BB</sub> = −13.5 V
- Set I<sub>GND</sub> = -50 mA (absolute maximum rating)

$$R_{GND} \ge -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$$

In this example, it is found that  $R_{GND}$  must be at least 270  $\Omega$ . It is also necessary to consider the power dissipation in  $R_{GND}$  during the reverse battery event:

$$P_{RGND} = V_{BB}^{2} / R_{GND}$$
 (3)

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$ 

In practice, R<sub>GND</sub> can not be rated for such a high power. In this case, a larger resistor value must be selected.

#### 10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the  $V_{IH}$  specification of the switch and the  $V_{OH}$  specification of the microcontroller. For a system that *does not* include  $D_{GND}$ , it is required that  $V_{OH} > V_{IH}$ . For a system that *does* include  $D_{GND}$ , it is required that  $V_{OH} > (V_{IH} + V_F)$ .  $V_F$  is the forward voltage of  $D_{GND}$ .

The sense resistor,  $R_{SNS}$ , must be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

#### 10.1.3 I/O Protection

R<sub>PROT</sub> is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R<sub>SNS</sub> to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

## 10.1.4 Inverse Current

Inverse current occurs when 0 V <  $V_{BB}$  <  $V_{OUT}$ . In this case, current can flow from  $V_{OUT}$  to  $V_{BB}$ . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the  $V_{BB}$  node has a transient droop,  $V_{OUT}$  can be greater than  $V_{BB}$ .

The TPS1HB16-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current can pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

#### 10.1.5 Loss of GND

The ground connection can be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

#### 10.1.6 Automotive Standards

The TPS1HB16-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

#### 10.1.6.1 ISO7637-2

The TPS1HB16-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components:  $C_{VBB}$ ,  $C_{OUT}$ ,  $D_{GND}$ , and  $R_{GND}$ .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See 表 10-2 for ISO7637-2:2011 (E) expected results.

22 10 11 100 100 1 11 (2) 130 atto						
TEST	TEST PULSE SEVERITY LEVEL WITH STATUS II FUNCTIONAL PERFORMANCE		MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PUL	SE REPETITION TIME	
POLSE	LEVEL	US	TIME	MINIMUM	MAXIMUM	
1	III	–112 V	500 pulses	0.5 s	_	
2a <sup>(1)</sup>	III	+55 V	500 pulses	0.20	5 s	
2b	IV	+10 V	10 pulses	0.5 s	5 s	
3a	IV	–220 V	1 hour	90 ms	100 ms	
3b	IV	+150 V	1 hour	90 ms	100 ms	

表 10-2. ISO7637-2:2011 (E) Results

## 10.1.6.2 AEC-Q100-012 Short Circuit Reliability

The TPS1HB16-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against  $V_{OUT}$  short-to-ground events. Test conditions and test procedures are summarized in  $\gtrsim$  10-3. For further details, refer to the AEC-Q100-012 standard document.

#### Test conditions:

- LATCH = 0 V
- R<sub>ILIM</sub> = 5 kΩ
- 10 units from 3 separate lots for a total of 30 units.
- $L_{\text{supply}} = 5 \, \mu \text{H}$ ,  $R_{\text{supply}} = 10 \, \text{m}\Omega$
- V<sub>BB</sub> = 14 V

## Test procedure:

- Parametric data is collected on each unit pre-stress
- · Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(1)</sup>  $1-\mu F$  capacitance on  $C_{VBB}$  is required for passing level 3 ISO7637 pulse 2 A.



inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.

表 10-3. AEC-Q100-012 Test
---------------------------

TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS
Cold Repetitive - Long Pulse <sup>(1)</sup>	Load Short Circuit, $L_{short}$ = 5 $\mu$ H, $R_{short}$ = 200 $m\Omega$ , $T_A$ = 85°C	В	100 k cycles	30	0
Hot Repetitive - Long Pulse	Load Short Circuit, $L_{short}$ = 5 $\mu$ H, $R_{short}$ = 100 $m\Omega$ , $T_A$ = 25°C	В	100 hours	30	0

For Cold Repetitive short, 200-mΩ R<sub>short</sub> is used so that the device is at a higher junction temperature before the short-circuit event, increasing the harshness of the test.

#### 10.1.7 Thermal Information

When outputting current, the TPS1HB16-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This  $Z_{\theta JA}$  value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




図 10-2. TPS1HB16-Q1 Transient Thermal Impedance

# 10.2 Typical Application

This application example demonstrates how the TPS1HB16-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback






図 10-3. Block Diagram for Powering Heater Load

## 10.2.1 Design Requirements

For this design example, use the input parameters shown in 表 10-4.

 DESIGN PARAMETER
 EXAMPLE VALUE

 VBB
 13.5 V

 Load - Heater
 80-W max

 Load current sense
 60 mA to 12 A

 ILIM
 8 A

 Ambient temperature
 70°C

 ReJA
 34.3°C/W (depending on PCB)

 Device version
 A

表 10-4. Design Parameters

# 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Thermal Considerations

The 80 W heater load will cause a DC current in the channel under maximum load power condition of around 5.9 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in  $\not \equiv 4$ .  $R_{ON}$  is assumed to be 32 m $\Omega$  because this is the maximum specification at high temperature. In practice,  $R_{ON}$  will almost always be lower.

Product Folder Links: TPS1HB16-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

$$P_{\text{FET}} = I^2 \times R_{\text{ON}} \tag{4}$$

$$P_{FET} = (5.9 \text{ A})^2 \times 32 \text{ m}\Omega = 1.11 \text{ W}$$
 (5)

This means that the maximum FET power dissipation is 1.11 W. The junction temperature of the device can be calculated using  $\pm$  6 and the R<sub>0,JA</sub> value from the *Specifications* section.

$$T_{J} = T_{A} + R_{\theta JA} \times P_{FET} \tag{6}$$

$$T_J = 70^{\circ}C + 34.3^{\circ}C/W \times 1.11 W = 108.1^{\circ}C$$

The maximum junction temperature rating for the TPS1HB16-Q1 is  $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

#### 10.2.2.2 R<sub>ILIM</sub> Calculation

In this application, the TPS1HB16-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best  $I_{LIM}$  set point is approximately 8 A.  $\precsim$  7 allows you to calculate the  $R_{ILIM}$  value that is placed from the  $I_{LIM}$  pins to  $V_{BB}$ .  $R_{ILIM}$  is calculated in  $k\Omega$ .

$$R_{ILIM} = K_{CL} / I_{CL}$$
 (7)

Because this device is version A, the  $K_{CL}$  value in the Specifications section is 110 A ×  $k\Omega$ .

$$R_{\text{ILIM}} = 110 \text{ (A} \times \text{k}\Omega) / 8 \text{ A} = 13.75 \text{ k}\Omega$$
 (8)

For a  $I_{LIM}$  of 8 A, the  $R_{ILIM}$  value must be set at around 13.75 k $\Omega$ .

### 10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB16-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

#### 10.2.2.3.1 Selecting the R<sub>ISNS</sub> Value

 $\pm$  10-5 shows the requirements for the load current sense in this application. The K<sub>SNS</sub> value is specified for the device and can be found in the *Specifications* section.

表 10-5. R<sub>SNS</sub> Calculation Parameters

9.10						
PARAMETER	EXAMPLE VALUE					
Current Sense Ratio (K <sub>SNS</sub> )	3000					
Largest diagnosable load current	12 A					
Smallest diagnosable load current	60 mA					
Full-scale ADC voltage	5 V					
ADC resolution	10 bit					

The load current measurement requirements of 12 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB16-Q1, while the low level of 60 mA allows for accurate measurement of low load currents.

The  $R_{SNS}$  resistor value must be selected such that the largest diagnosable load current puts  $V_{SNS}$  at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the  $R_{SNS}$  resistor value must ensure that the smallest diagnosable load current does not cause  $V_{SNS}$  to fall below 1 LSB of the ADC. With the given example values, a 1.2-k $\Omega$  sense resistor satisfies both requirements shown in  $\gtrsim$  10-6.

Product Folder Links: TPS1HB16-Q1



表 10-6. V<sub>SNS</sub> Calculation

LOAD (A)	SENSE RATIO	I <sub>SNS</sub> (mA)	R <sub>SNS</sub> (Ω)	V <sub>SNS</sub> (V)	% of 5-V ADC
0.06	3000	0.02	1200	0.024	0.5%
12	3000	4	1200	4.800	96.0%

# 10.2.3 Application Curves

When the device receives a rising edge on the EN pulse the output will turn on. After the turn-on delay time, the device  $V_{OUT}$  goes to the  $V_{BB}$  supply and begins outputting the steady state resistive current.





図 10-4. TPS1HB16-Q1 Turn-On Waveform ( $R_{OUT} = 4 \Omega$ )

When the device turns off on a falling edge of EN, the channel  $I_{OUT}$  will go to zero and the  $V_{OUT}$  will drop to zero as well as shown.

Product Folder Links: TPS1HB16-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



**2** 10-5. TPS1HB16-Q1 Turn-Off Waveform ( $R_{OUT} = 4 \Omega$ )

When there is a load step, the SNS current output will follow the load current with a slight delay. The image shows the output current temporarily increase from 1 A to 5 A and then return to 1 A. In this situation, the output current is accurately modeled throughout the pulse by the voltage on the SNS pin allowing for accurate diagnostics.




図 10-6. TPS1HB16-Q1 SNS Settling Time



If the device has a no-load case due to an open load or cable, the device will register the fault even in an off-state if the DIAG\_EN pin is high. 🗵 10-7 shows the device behavior when an open load event is registered with EN low and DIAG\_EN is raised. Systems can PWM DIAG\_EN to lower system power losses while still watching for open load events and the same timing applies.




図 10-7. Open Load (toL) Detection Time

If the output of the TPS1HB16-Q1 is short-circuited, the device will protect the system from failure. Depending on the device version and  $R_{ILIM}$ , the current limit set-point will vary. The waveforms below show examples of the current limit behavior when the device is enabled into a short circuit with a test setup according to AEC-Q100-012. In each case, the  $R_{ILIM}$  pin has a 5 k $\Omega$  resistor to set the current limit.




図 10-8. TPS1HB16-Q1 Version A Short Circuit Waveform




図 10-9. TPS1HB16-Q1 Version B Short Circuit Waveform

## 10.3 Typical Application

This application example demonstrates how the TPS1HB16-Q1 device can be used to power bulb loads in automotive headlights. In this example, we consider a 35 W bulb that is powered by the device. This example is just one example of the many applications where this device can fit.






図 10-10. Block Diagram for Driving Bulb Load

## 10.3.1 Design Requirements

For this design example, use the input parameters shown in 表 10-7.

**DESIGN PARAMETER EXAMPLE VALUE**  $V_{BB}$ 16 V Load - Bulb 35-W maximum 60 A Fixed I<sub>LIM</sub> Ambient temperature 25°C -40°C Bulb temperature in chamber Cable impedance from device to  $65~\text{m}\Omega$ bulb Device version F

表 10-7. Design Parameters

## 10.3.2 Detailed Design Procedure

The typical bulb test setup is where the device is at  $25^{\circ}$ C and the bulb is in a temperature chamber at  $-40^{\circ}$ C. The bulb needs to be kept at  $-40^{\circ}$ C so that the impedance is very low and the inrush current will be the highest. The impedance of the cables is important because it will change the inrush current of the bulb as well. The F version of the TPS1HB16-Q1 has a very high fixed current limit so that the inrush current of the bulb can be passed without limitation.

Product Folder Links: TPS1HB16-Q1

#### 10.3.3 Application Curves




図 10-11. TPS1HB16-Q1 Version F 35 W Bulb Inrush Current

# 10.3.4 Detailed Design Procedure

Another typical bulb test is to have the bulb at room temperature (25°C) and the device heated up to 105°C. This test is designed see if the device can drive the bulb without hitting thermal shutdown due to the current draw of the bulbs. The passing criteria is that the bulb illuminates when the device enables the channel and the device does not go into thermal shutdown. 🗵 10-12 shows the current waveform of this test and as it can be seen the bulb comes on and stays on without hitting thermal shutdown. Notice that the current is lower in this condition than the inrush condition. This is due to the bulb's effective capacitance being lower at higher temperatures as expected.

English Data Sheet: SLVSE17



#### 10.3.5 Application Curves




図 10-12. TPS1HB16-Q1 Version F 35W Bulb Turn On

## 10.4 Power Supply Recommendations

The TPS1HB16-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the  $V_{BB}$  pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications can not be specified outside the nominal supply voltage range.

表 10-8. Operating Voltage Range

V <sub>BB</sub> VOLTAGE RANGE	NOTE
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications can not apply. The device is completely short-circuit protected up to 125°C.
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications can not apply.

## 10.5 Layout

### 10.5.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour can extend beyond the package dimensions as shown in the example below. In addition to this, TI recommends to also have a  $V_{BB}$  plane either on one of the internal PCB layers or on the bottom layer.

Vias must connect this plane to the top V<sub>BB</sub> pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the  $R_{\text{ILIM}}$  is far from the pins and extra parasitics are introduced.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



# 10.5.2 Layout Example

The layout example is for device versions A/B.




図 10-13. 16-PWP Layout Example



# 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches
  application note
- · Texas Instruments, Short-Circuit Reliability Test for Smart Power Switch application note
- Texas Instruments, Reverse Battery Protection for High Side Switches application note
- Texas Instruments, Adjustable Current Limit of Smart Power Switches application note

## 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVSE17



# PACKAGE OPTION ADDENDUM

8-Mar-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HB16AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB16AQ	Samples
TPS1HB16BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB16BQ	Samples
TPS1HB16FQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB16FQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

8-Mar-2021

n no event shall TI's liabilit	ty arising out of such informatio	n exceed the total purchase	price of the TI part(s	at issue in this document sold by	y TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB16AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB16BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB16FQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB16AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB16BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB16FQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated