









TPS25200 JAJSIO9E - MARCH 2014 - REVISED JUNE 2021

TPS25200 高精度可変電流制限および過電圧クランプ搭載、5V eFuse

1 特長

- 2.5V~6.5V で動作
- 最高 20V の入力耐圧
- 7.6V の入力過電圧シャットオフ
- 5.25V~5.55V の固定過電圧クランプ
- 0.6µs の過電圧誤動作防止応答
- 3.5us の短絡応答
- 60mΩ のハイサイド MOSFET を内蔵
- 最大 2.5A の連続負荷電流
- 2.9 A において ±6% の電流制限精度
- ディセーブル時の逆電流ブロック
- ソフトスタート機能内蔵
- TPS2553 とピン互換
- UL2367 認定
 - ファイル番号 169910
 - R_{ILIM} ≥ 33kΩ (最大 3.12A)

2 アプリケーション

- USB パワー・スイッチ
- USB スレーブ・デバイス
- 携帯電話、スマートフォン
- 3G、4G のワイヤレス・データカード
- ソリッド・ステート・ドライブ (SSD)
- 3V または 5V アダプタから給電されるデバイス

3 概要

TPS25200 は、高精度の電流制限と過電圧クランプを搭 載した 5V eFuse です。このデバイスは、過電圧および過 電流の発生時に負荷とソースを堅牢に保護します。

TPS25200 は、V_{IN} 耐圧 20V のインテリジェントな保護付 きロード・スイッチです。IN に不正な電圧が印加された際 に、出力が 5.4V にクランプされて負荷を保護します。IN の電圧が 7.6V を超えた場合、本デバイスは自身と負荷の 損傷を避けるため、負荷を切断します。

TPS25200 には 60mΩ のパワー・スイッチが内蔵されて おり、各種の異常条件において入力源、デバイス、負荷を 保護するように設計されています。このデバイスは最大 2.5A の連続負荷電流を供給できます。電流制限は、グラ ンドへの 1 個の抵抗により 85mA~2.9A の範囲で設定で きます。過負荷状態中、出力電流は RILIM で設定された レベルに制限されます。継続的な過負荷が発生すると、デ バイスは最終的にサーマル・シャットオフに移行し、 TPS25200 の損傷を防止します。

製品情報

発注型番	パッケージ	本体サイズ						
TPS25200	WSON (6)	2.00mm × 2.00mm						






Table of Contents

1	8.4 Device Functional Modes	13
	9 Application and Implementation	14
	9.1 Application Information	14
	10 Power Supply Recommendations	21
	11.1 Layout Guidelines	<mark>2</mark> 1
	11.2 Layout Example	<mark>2</mark> 1
	12 Device and Documentation Support	22
	12.1 Documentation Support	22
	12.2 Receiving Notification of Documentation Updat	es <mark>22</mark>
	12.3 サポート・リソース	22
	12.4 Trademarks	22
		22
11		
	11	9 Application and Implementation

Changes from Revision D (February 2020) to Revision E (June 2021)	Page
・ 文書全体にわたって表、図、相互参照の採番方法を更新	1
Corrected package type	3
Corrected package type Corrected package type	4
Changes from Revision C (September 2017) to Revision D (February 2020)	Page
Updated Figure 9-5	15
Changes from Revision B (February 2017) to Revision C (September 2017)	Page
• 「製品情報」表でパッケージを SON から WSON に変更	1
Changes from Revision A (March 2014) to Revision B (February 2017)	Page
• 「特長」 セクションに UL 認定ステータスを追加	1
Changes from Revision * (March 2014) to Revision A (March 2014)	Page
Changed the t _{off} TYP value From: 0.24 ms To: 0.22 ms	6
Added condition: V _{EN} = V _{IN} = 0 V to Figure 6-3	
Changed Figure 6-8 graph title From: Discharge Resistance To: V _{IN}	7
• Changed 式 4 From = 2470 mA to = 2479 mA	16



5 Pin Configuration and Functions




図 5-1. DRV Package 6-Pin WSON Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION				
NAME	NO.	"0	DESCRIPTION				
EN	4	I	Logic-level control input. When is driven high, the power switch is enabled. When it is driven low, turn power switch off. This pin cannot be left floating and it must be limited below the absolute maximum rating if tied to V_{IN}				
FAULT 3 O		0	Active-low open-drain output, asserted during overcurrent, overvoltage or overtemperature. Connect a pull up resistor to the logic I/O voltage				
GND	5	_	Ground connection; connect externally to PowerPAD				
ILIM	2	0	External resistor used to set current-limit threshold; Recommended 33 k $\Omega \le R_{ILIM} \le 1100 \text{ k}\Omega$				
IN	6	I	Input voltage; connect a 0.1-μF or greater ceramic capacitor from IN to GND as close to the IC as possible				
OUT	OUT 1 O		Protected power switch V _{OUT}				
PowerPAD™	PAD	_	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND terminal externally				



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, voltage are referenced to GND (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Voltage on IN	-0.3	20	V
	Voltage on OUT, EN, ILIM, FAULT	-0.3	7	V
	Voltage from IN to OUT	-7	20	V
Io	Continuous output current	Thermally		
	Continuous FAULT output sink current		25	mA
	Continuous ILIM output source current		150	μΑ
TJ	Operating junction temperature	Internally limited		
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolutemaximum- rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
\V ₍	V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range, voltage are referenced to GND (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage of IN	2.5	6.5	V
V _{EN}	Enable terminal voltage	0	6.5	V
I _{FAULT}	Continuous FAULT sink current	0	10	mA
I _{OUT}	Continuous output current of OUT		2.5	Α
R _{ILIM}	Current-limit set resistors	33	1100	kΩ
T _J	Operating junction temperature	-40	125	°C

6.4 Thermal Information

		TPS25200	
	THERMAL METRIC ⁽¹⁾	DRV (WSON)	UNIT
		6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	66.5	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	83.4	°C/W
θ_{JB}	Junction-to-board thermal resistance	36.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	36.5	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	7.6	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

Product Folder Links: TPS25200



6.5 Electrical Characteristics

Conditions are $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$ and $2.5 \text{ V} \le \text{V}_{\text{IN}} \le 6.5 \text{ V}$. $\text{V}_{\text{EN}} = \text{V}_{\text{IN}}$, $\text{R}_{\text{ILIM}} = 33 \text{ k}\Omega$. Positive current into terminals. Typical value is at 25°C. All voltages are with respect to GND (unless otherwise noted).

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
POWER	SWITCH						
			T _J = 25°C		60	70	
DS(on)	IN-OUT resistance ⁽¹⁾	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V},$	-40°C ≤ T _J ≤ +85°C		60	90	mΩ
D3(0II)		I _{OUT} = 2.5 A	-40°C ≤ T _J ≤ +125°C		60	99	
ENABLI	E INPUT EN		10000				
	EN terminal turnon threshold	Input rising				1.9	V
	EN terminal turnoff threshold	Input falling		0.6		1.0	
	Hyesteresis	mpat falling		0.0	330 ⁽²⁾		mV
I _{EN}	Leakage current	V _{EN} = 0 V or 5.5 V		-2		2	μA
DISCHA		VEN - 0 V 01 3.3 V					μ/\
		V			480	625	Ω
RDCHG	OUT discharge resistance	V _{OUT} = 5 V, V _{EN} = 0 V			460	023	
JUKKE	NT LIMIT	D = 22 kO		2772	2052	2127	
		$R_{ILIM} = 33 \text{ k}\Omega$		2773	2952	3127	
		$R_{ILIM} = 40.2 \text{ k}\Omega$		2270	2423	2570	
os	Current - limit, See ☑ 7-4	$R_{ILIM} = 56 \text{ k}\Omega$	1620	1740	1860	mA	
		$R_{ILIM} = 80.6 \text{ k}\Omega$	1110	1206	1300		
		$R_{ILIM} = 150 \text{ k}\Omega$	590	647	710		
		R _{ILIM} = 1100 kΩ		40	83	130	
	OLTAGE LOCKOUT, IN						
V _(OVLO)	IN rising OVLO threshold voltage	IN rising		6.8	7.6	8.45	V
	Hysteresis				70 ⁽²⁾		mV
/OLTA	GE CLAMP, OUT						
V _(OVC)	OUT clamp voltage threshold	$C_L = 1 \mu F, R_L = 100 \Omega$, V _{IN} = 6.5 V	5.25	5.4	5.55	V
SUPPLY	CURRENT						
	Supply current low lovel output	V _{EN} = 0 V, V _{IN} = 5 V		8.0	5		
IN(off)	Supply current, low-level output	$V_{EN} = 0 \text{ or } 5 \text{ V}, V_{IN} = 2$	20 V		1000	1700	μA
	V _I N	V _{IN} = 5 V,	R _{ILIM} = 33 kΩ		143	200	
IN(on)	Supply current, high-level output	No load on OUT	R _{ILIM} = 150 kΩ		134	190	μA
I _{REV}	Reverse leakage current	V_{OUT} = 6.5V, V_{IN} = V_{E} measure I_{OUT}	N = 0 V, T _J = 25°C,		3	5	μΑ
JNDER	VOLTAGE LOCKOUT, IN						
V _{UVLO}	IN rising UVLO threshold voltage	IN rising			2.35	2.45	V
	Hysteresis				30 ⁽²⁾		mV
FAULT I	FLAG				-		
V _{OL}	Output low voltage, FAULT	I _{FAULT} = 1 mA			50	180	mV
-	Off-state leakage	V _{FAULT} = 6.5 V				1	μA
ΓHERM	AL SHUTDOWN						
	Thermal shutdown threshold, OTSD2			155			
	Thermal shutdown threshold only in current-limit, OTSD1			135			°C
	Hysteresis			_	20(2)		

Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.



(2) These parameters are provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.

6.6 Timing Requirements


Conditions are $-40^{\circ}\text{C} \le \text{T}_\text{J} \le +125^{\circ}\text{C}$ and $2.5 \text{ V} \le \text{V}_\text{IN} \le 6.5 \text{ V}$. $\text{V}_\text{EN} = \text{V}_\text{IN}$, $\text{R}_\text{ILIM} = 33 \text{ k}\Omega$. Positive current are into terminals. Typical value is at 25°C. All voltages are with respect to GND (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	WITCH	1				
t _r	OUT voltage rise time	C = 4 × F D = 400 O (222 W 7.0)		2.05	3.2	ma
t _f	OUT voltage fall time	C_L = 1 μF, R_L = 100 Ω , (see \boxtimes 7-2)		0.18	0.2	ms
ENABLE II	NPUT EN	·				
t _{on}	Turnon time	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 5 \text{ V}, \text{ C}_{\text{L}} = 1 \mu\text{F}, \text{ R}_{\text{L}} = 100 \Omega,$		5.12	7.3	ms
t _{off}	Turnoff time	(see ⊠ 7-2)		0.22	0.3	ms
CURRENT	LIMIT					
t _(IOS)	Short-circuit response time	V _{IN} = 5 V (see ⊠ 7-4)		3.5 ⁽¹⁾		μs
OVERVOL [*]	TAGE LOCKOUT, IN	·				
t _{(OVLO_off_de}	_{elay)} Turnoff delay for OVLO	V_{IN} 5 V to 10 V with 1-V/μs ramp up rate, V_{OUT} with 100- Ω load		0.6 ⁽¹⁾		μs
FAULT FLA	AG					
	FAULT deglitch	FAULT assertion or de-assertion due to overcurrent condition	5	8	12	ms
FAULI FLA			5	8		12

⁽¹⁾ This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.


Product Folder Links: TPS25200

6.7 Typical Characteristics





6.7 Typical Characteristics (continued)





7 Parameter Measurement Information




図 7-1. Output Rise-Fall Test Load




図 7-3. Enable Timing, Active High Enable




図 7-2. Power-On and Off Timing




図 7-4. Output Short Circuit Parameters



8 Detailed Description

8.1 Overview

The TPS25200 is an intelligent low voltage switch or e-Fuse with robust overcurrent and overvoltage protection which are suitable for a variety of applications.

The TPS25200 current limited power switch uses N-channel MOSFETs in applications requiring up to 2.5 A of continuous load current. The device allows the user to program the current-limit threshold between 85 mA and 2.9 A (typical) via an external resistor. The device enters constant-current mode when the load exceeds the current-limit threshold.

The TPS25200 Input can withstand 20-V DC voltage, but clamps V_{OUT} to a precision regulated 5.4 V and shuts down in the event V_{IN} exceeds 7.6 V. The device also integrates overcurrent and short circuit protection. The precision overcurrent limit helps to minimize over design of the input power supply while the fast response short circuit protection isolates the load when a short circuit is detected.


The additional features include:

- Enable the device can be put into a sleep mode for portable applications.
- Overtemperature protection to safely shutdown in the event of an overcurrent event or a slight overvoltage event where the V_{OLT} clamp is engaged over and extended period of time.
- Deglitched fault reporting to filter the Fault signal to ensure the TPS25200 do not provide false fault alerts.
- Output discharge pull-down to help ensue a load is in fact off and not in some undefined operational state.
- Reverse blocking when disabled to prevent back-drive from an active load inadvertently causing undetermined behavior in the application.

Product Folder Links: TPS25200



8.2 Functional Block Diagram



A. 6.4-V Typical Clamp Voltage

8.3 Feature Description

8.3.1 Enable

This logic enable input controls the power switch and device supply current. A logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

EN can be tied to V_{IN} with a pull up resistor, and is protected with an integrated zener diode. Use a sufficiently large (300-k Ω) pull up resistor to ensure that the $V_{(EN)}$ is limited below the absolute maximum rating.

8.3.2 Thermal Sense

The TPS25200 self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS25200 device operates in constant-current mode during an overcurrent condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD1) turns off the power switch when the die temperature exceeds 135°C (minimum) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS25200 also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off the power switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit and turns on the power switch after the device has cooled approximately 20°C. The TPS25200 continues to cycle off and on until the fault is removed.

8.3.3 Overcurrent Protection

The TPS25200 thermally protects itself by thermal cycling during an extended overcurrent condition. The device turns off when the junction temperature exceeds 135°C (typical) while in current limit. The device remains off until the junction temperature cools 20°C (typical) and then restarts. The TPS25200 cycles on/off until the overload is removed (see Figure 9-13 and \boxtimes 9-16).

The TPS25200 responds to an overcurrent condition by limiting their output current to the I_{OS} levels shown in \boxtimes 7-4. When an overcurrent condition is detected, the device maintains a constant output current and the output voltage is reduced accordingly. During an over current event, two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS25200 ramps the output current to I_{OS} . The TPS25200 devices limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see \boxtimes 7-4). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and limits the output current to I_{OS} . Similar to the previous case, the TPS25200 limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

8.3.4 FAULT Response

The FAULT open-drain output is asserted (active low) during an overcurrent, overtemperature or overvoltage condition. The TPS25200 asserts the FAULT signal until the fault condition is removed and the device resumes normal operation. The TPS25200 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for overcurrent (8-ms typical) conditions without the need for external circuitry. This ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit induced fault conditions.

The FAULT signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turnon. This unidirectional deglitch prevents FAULT oscillation during an overtemperature event.

The FAULT signal is not deglitched when the MOSFET is disabled into OVLO or out of OVLO. The TPS25200 does not assert the FAULT during output voltage clamp mode.

Connect FAULT with a pull up resistor to a low voltage I/O rail.

8.3.5 Output Discharge

A 480- Ω (typical) output discharge dissipates stored charge and leakage current on OUT when the TPS25200 is in UVLO, disabled or OVLO. The pull down capability decreases as V_{IN} decreases (Figure 6-8).

Product Folder Links: TPS25200

Ibmit Document Feedback

8.4 Device Functional Modes

The TPS25200 V_{IN} can withstand up to 20 V. Within 0 V to 20 V range, it can be divided to four modes as shown in \boxtimes 8-1.




図 8-1. Output vs Input Voltage

8.4.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on and off cycling due to input voltage droop during turnon.

8.4.2 Overcurrent Protection (OCP)

When 2.35 V < V_{IN} < 5.4 V, the TPS25200 is a traditional power switch, providing overcurrent protection.

8.4.3 Overvoltage Clamp (OVC)

When 5.4 V < V_{IN} < 7.6 V, the overvoltage clamp (OVC) circuit clamps the output voltage to 5.4 V. Within this V_{IN} range, the overcurrent protection remains active.

8.4.4 Overvoltage Lockout (OVLO)

When V_{IN} exceeds 7.6 V, the overvoltage lockout (OVLO) circuit turns off the protected power switch.



9 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The TPS25200 is a 5-V eFuse with precision current limit and over-voltage clamp. When a slave device such as a mobile data-card device is hot plugged into a USB port as shown in \boxtimes 9-1, an input transient voltage could damage the slave device due to the cable inductance. Placing the TPS25200 at the input of mobile device as over-voltage and overcurrent protector can safeguard these slave devices. Input transients also occur when the current through the cable parasitic inductance changes abruptly. This can occur when the TPS25200 turns off the internal MOSFET in response to an overvoltage or overcurrent event. The TPS25200 can withstand the transient without a bypass bulk capacitor, or other external overvoltage protection components at input side. The TPS25200 also can be used at host side as a traditional power switch pin-to-pin compatible with the TPS2553.




図 9-1. Hot Plug Into 5V USB port with Parasitic Cable Resistance and Inductance

9.2 Typical Application




図 9-2. Overvoltage and Overcurrent Protector—Typical Application Schematic

Use the I_{OS} in the *Electrical Characteristics* table or I_{OS} in \pm 1 to select the R_{ILIM} .

9.2.1 Design Requirements

For this design example, use the desgin parameters in 表 9-1 as the input parameters.

表 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE							
Normal input operation voltage	5 V							
Output transient voltage	6.5 V							
Minimum current limit	2.1 A							
Maximum currnt limit	2.9 A							

9.2.2 Detailed Design Procedure

9.2.2.1 Step by Step Design Produce

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Normal Input Operation Voltage
- · Output transient voltage
- · Minimum Current Limit
- Maximum Current Limit

9.2.2.2 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, a 0.1-µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.

When V_{IN} ramp up exceed 7.6 V, V_{OUT} follows V_{IN} until the TPS25200 turns off the internal MOSFET after $t_{(OVLO_off_delay)}$. Since $t_{(OVLO_off_delay)}$ largely depends on the V_{IN} ramp rate, V_{OUT} sees some peak voltage. Increasing the output capacitance can lower the output peak voltage as shown in \boxtimes 9-3.




図 9-3. V_{OUT} Peak Voltage vs C_{OUT} (V_{IN} Step From 5 V to 15 V with 1-V/µs Ramp Up Rate)

9.2.2.3 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor. The TPS25200 uses an internal regulation loop to provide a regulated voltage on the ILIM terminal. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is 33 kΩ ≤ R_{ILIM} ≤ 1100 kΩ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The current-limit threshold equations (IOS) in 式 1 approximate the resulting overcurrent threshold for a given external resistor value R_{ILIM} . See the *Electrical Characteristics* table for specific current limit settings. The traces routing the R_{ILIM} resistor to the TPS25200 must be as short as possible to reduce parasitic effects on the current-limit accuracy.

Copyright © 2022 Texas Instruments Incorporated

R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of $R_{\rm ILIM}$ and the maximum desired load current on the $I_{\rm OS(min)}$ curve and choose a value of $R_{\rm ILIM}$ below this value. Programming the current limit above a minimum threshold is important to ensure start up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of $R_{\rm ILIM}$ and the $I_{\rm OS(max)}$ curve.


To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(max)}$ curve and choose a value of R_{ILIM} above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(min)}$ curve. See Figure 9-4 and Figure 9-5.

$$I_{OSmax}(mA) = \frac{96754V}{R_{ILIM}0.985_{k\Omega}} + 30$$

$$I_{OSnom}(mA) = \frac{98322V}{R_{ILIM}1.003k\Omega}$$

$$I_{OSmin}(mA) = \frac{97399}{R_{ILIM}1.015_{k\Omega}} - 30$$
(1)

Where 33 $k\Omega \le R_{ILIM} \le 1100 k\Omega$.



9.2.2.4 Design Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 2.1 A must be delivered to the load so that the minimum desired current-limit threshold is 2100 mA. Use the I_{OS} equations (± 1) and Figure 9-4 to select R_{ILIM} as shown in ± 2 .

$$\begin{split} I_{OS\,min}(mA) &= 2100 \text{ mA} \\ I_{OS\,min}(mA) &= \frac{97399 \text{V}}{R_{ILIM}^{1.015} \text{k}\Omega} - 30 \\ R_{ILIM}(\text{k}\Omega) &= \left(\frac{97399}{I_{OS(min)} + 30}\right)^{\frac{1}{1.015}} = \left(\frac{97399}{2100 + 30}\right)^{\frac{1}{1.015}} = 43.22 \text{ k}\Omega \end{split}$$

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 42.2 kΩ. This sets the minimum current-limit threshold at 2130 mA as shown in \pm 3.

$$I_{OSmin}(mA) = \frac{97399V}{R_{ILIM}^{1.015}k\Omega} - 30 = \frac{97399}{\left(42.2 \times 1.01\right)^{1.015}} - 30 = 2130mA \tag{3}$$

Use the I_{OS} equations (\gtrsim 1), Figure 9-4, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold as shown in \gtrsim 4.

$$I_{OSmax}(mA) = \frac{96754}{R_{ILIM}^{0.985}} + 30$$

$$I_{OSmax}(mA) = \frac{96754}{(42.2 \times 0.99)^{0.985}} + 30 = 2479 \text{ mA}$$
(4)

The resulting current-limit threshold minimum is 2130 mA and maximum is 2479 mA with R_{ILIM} = 42.2k Ω ± 1%.

9.2.2.5 Design Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that 2.9 A must be delivered to the load so that the minimum desired current-limit threshold is 2900 mA. Use the I_{OS} equations (\pm 1) and Figure 9-5 to select R_{ILIM} as shown in \pm 5.

$$I_{OSmax}(mA) = 2900mA$$

$$I_{OSmax}(mA) = \frac{96754}{R_{ILIM}^{0.985} k\Omega} + 30$$

$$R_{ILIM}(k\Omega) = \left(\frac{96754}{I_{OS(max)} - 30}\right)^{\frac{1}{0.985}} = \left(\frac{96754}{2900 - 30}\right)^{\frac{1}{0.985}} = 35.57 \text{ k}\Omega$$
(5)

Select the closest 1% resistor greater than the calculated value: R_{ILIM} = 36 kΩ. This sets the maximum current-limit threshold at 2894 mA as shown in \pm 6.

$$I_{OSmax}(mA) = \frac{96754V}{R_{ILIM}^{0.985}k\Omega} + 30 = \frac{96754}{(36 \times 0.99)^{0.985}} + 30 = 2894mA$$
(6)

Use the I_{OS} equations, Figure 9-5, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold as shown in ± 7 .

$$I_{OSmin}(mA) = \frac{97399}{R_{ILIM}^{1.015}} - 30$$

$$I_{OSmin}(mA) = \frac{97399}{(36 \times 1.01)^{1.015}} - 30 = 2508mA$$
(7)

The resulting minimum current-limit threshold minimum is 2592 mA and maximum is 2894 mA with R_{ILIM} = 36 k Ω ± 1%.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

9.2.2.6 Power Dissipation and Junction Temperature

The low on-resistance of the internal N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis. Begin by determining the $r_{\rm DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{\rm DS(on)}$ from the typical characteristics graph. When $V_{\rm IN}$ is lower than $V_{\rm (OVC)}$, the TPS2500 is an traditional power switch. Using this value, the power dissipation can be calculated by usnig $\frac{1}{1000}$ 8.

$$P_{D} = r_{DS(on)} \times I_{OUT}^{2}$$
(8)

When V_{IN} exceed $V_{(OVC)}$, but lower than $V_{(OVLO)}$, the TPS25200 clamp output to fixed $V_{(OVC)}$, the power dissipation can be calculated by using ± 9 .

$$P_{D} = (V_{IN} - V_{(OVC)}) \times I_{OUT}$$
(9)

where

- P_D = Total power dissipation (W)
- r_{DS(on)} = Power switch on-resistance (Ω)
- V_(OVC) = Overvoltage clamp voltage (V)
- I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature using 式 10.


$$T_{J} = P_{D} \times \theta_{JA} + T_{A} \tag{10}$$

where


- T_A = Ambient temperature (°C)
- θ_{JA} = Thermal resistance (°C /W)
- P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} , and thermal resistance is highly dependent on the individual package and board layout.

9.2.3 Application Curves







10 Power Supply Recommendations

The TPS25200 is designed for 2.7 V < V_{IN} < 5 V (typical) voltage rails. While there is a V_{OUT} clamp, it is not intended to be used to regulate V_{OUT} at approximately 5.4 V with 6 V < V_{IN} < 7 V. This is a protection feature only.

11 Layout

11.1 Layout Guidelines

- For all applications, a 0.1-µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.
- For output capacitance, refer to **図 9-3**, low ESR ceramic cap is recommended.
- The traces routing the R_{ILIM} resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

11.2 Layout Example

VIA to Power Ground Plane




図 11-1. TPS25200 Board Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

TPS25200 EVM User's Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

12.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 17-Jun-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS25200DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKB	Samples
TPS25200DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2021

OTHER QUALIFIED VERSIONS OF TPS25200:

Automotive: TPS25200-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25200DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS25200DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS25200DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2


PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25200DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS25200DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS25200DRVT	WSON	DRV	6	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated