



LM95214 SMBusインターフェイス対応クワッド・リモート・ダイオード およびローカル温度センサ

1 特長

- 4個のリモートICもしくはダイオード接続部のダイ温度およびローカル温度の高精度な測定
- ローカル温度精度: $\pm 2.0^{\circ}\text{C}$ (最大値)
- リモート・ダイオード温度精度: $\pm 1.1^{\circ}\text{C}$ (最大値)
- 電源電圧: 3V~3.6V
- 平均消費電流(変換レート1Hz): 0.57mA (標準値)
- プログラム可能なデジタル・フィルタとアナログ・フロント・エンド・フィルタ
- 0.125°C LSBの温度分解能
- 0.03125°C LSBのリモート温度分解能(デジタル・フィルタがイネーブルの場合)
- 符号付きフォーマット: $+127.875^{\circ}\text{C}/-128^{\circ}\text{C}$ のリモート・レンジ
- 符号なしフォーマット: $0^{\circ}\text{C}/255^{\circ}\text{C}$ のリモート・レンジ
- リモート・ダイオードのフォルト検出、モデル選択、およびオフセット補正
- マスクおよびステータス・レジスタ・サポート
- プログラム可能なTCRIT出力x3(プログラム可能なヒステリシスおよびフォルト・キューを共有)
- プログラム可能な変換レートおよびシャットダウン・モードのワンショット変換制御
- TIMEOUTをサポートしたSMBus 2.0互換のインターフェイス
- 3レベルのアドレス・ピン

2 アプリケーション

- MCU、GPU、ASIC、FPGA、DSP、CPUの温度監視
- テレコミュニケーション機器
- サーバーおよびパーソナル・コンピュータ
- クラウドEthernetスイッチ
- セキュアなデータ・センター
- 高度に統合された医療システム
- 高精度の計測およびテスト機器
- LEDライティングの熱制御
- オフィス用電子機器
- 電子機器の試験装置
- プロセッサ/コンピュータ・システムの温度管理

3 概要

LM95214は、2線式システム・マネジメント・バス(SMBus)インターフェイスを採用した11ビットのデジタル温度センサで、自身の温度に加えて4個のリモート・ダイオードの温度を非常に正確に監視することができます。この4個のリモート・ダイオードは、2N3904トランジスタまたはダイオード接続の2N3904の理想特性をターゲットとする、マイクロプロセッサまたはグラフィックス・プロセッサなどの外部デバイスにすることができます。

LM95214は、 $+127.875^{\circ}\text{C}/-128^{\circ}\text{C}$ と $0^{\circ}\text{C}/255^{\circ}\text{C}$ の温度範囲に対して、2種類のフォーマットで温度を表示します。マスクされていない、いずれかのチャンネルがそれぞれの対応する設定された限界値を超えた場合に、LM95214のTCRIT1、TCRIT2、TCRIT3の信号が出力され、システムのシャットダウン、システムのファンの起動、またはマイクロコントローラの割り込み機能として使用することができます。このTCRIT1、TCRIT2、TCRIT3のピンの現在の状態は、ステータス・レジスタから読み取ることができます。TCRITの各出力を制御するために、さらにマスク・レジスタを使用することができます。


LM95214には、プログラム可能なデジタル・フィルタを備えた2つのリモート温度チャンネルと、温度スパイクが発生したときにフォルト・キューを使用して不要なTCRITイベントを最小限にする2つのリモート温度チャンネルがあります。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
LM95214	WSO (14)	4.00mm×4.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

リモート1温度エラー、 $T_A = T_D$



D003



目次

1	特長	1	8.2	Functional Block Diagram	11
2	アプリケーション	1	8.3	Feature Description	12
3	概要	1	8.4	Device Functional Modes	21
4	改訂履歴	2	8.5	Register Maps	24
5	概要 (続き)	3	9	Application and Implementation	39
6	Pin Configuration and Functions	4	9.1	Application Information	39
7	Specifications	5	9.2	Typical Application	39
7.1	Absolute Maximum Ratings	5	9.3	Diode Non-Ideality	40
7.2	ESD Ratings	5	10	Power Supply Recommendations	43
7.3	Recommended Operating Conditions	6	11	Layout	44
7.4	Thermal Information	6	11.1	Layout Guidelines	44
7.5	Electrical Characteristics: Temperature-to-Digital Converter	6	11.2	Layout Example	44
7.6	Logic Electrical Characteristics: Digital DC Characteristics	7	12	デバイスおよびドキュメントのサポート	45
7.7	Switching Characteristics: SMBus Digital	8	12.1	ドキュメントの更新通知を受け取る方法	45
7.8	Typical Characteristics	9	12.2	コミュニティ・リソース	45
8	Detailed Description	11	12.3	商標	45
8.1	Overview	11	12.4	静電気放電に関する注意事項	45
			12.5	Glossary	45
			13	メカニカル、パッケージ、および注文情報	45

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (March 2013) から Revision B に変更	Page
<ul style="list-style-type: none"> 「製品情報」表を追加、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「仕様」セクション、「詳細情報」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 	3


2013年3月発行のものから更新	Page
<ul style="list-style-type: none"> Changed layout of National Semiconductor Data Sheet to TI format 	44

5 概要（続き）

最適な柔軟性と精度を達成するために、LM95214の各チャンネルには、オフセット補正用のレジスタがあります。このデバイスは、3レベルのアドレス・ピンを備えており、最大3個のLM95214を同じSMBusマスタに接続することができます。

LM95214には、変換レートの設定、シャットダウン・モード、使用しないチャンネルをディセーブルにするなどの省電力機能があります。



6 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1	NC	No Connect Not connected. May be left floating, connected to GND or V _{DD} .
2	V _{DD}	Positive Supply Voltage Input DC Voltage from 3.0 V to 3.6 V. V _{DD} must be bypassed with a 0.1-μF capacitor in parallel with 100 pF. The 100-pF capacitor must be placed as close as possible to the power supply pin. Noise must be kept below 200 mVp-p, a 10-μF capacitor may be required to achieve this.
3	D4+	Diode Current Source Fourth Diode Anode. Connected to remote discrete diode-connected transistor junction or to the diode-connected transistor junction on a remote IC whose die temperature is being sensed. A capacitor is not required between D4+ and D-. A 100 pF capacitor between D4+ and D- can be added and may improve performance in noisy systems. Float this pin if this thermal diode is not used.
4	D3+	Diode Current Source Third Diode Anode. Connected to remote discrete diode-connected transistor junction or to the diode-connected transistor junction on a remote IC whose die temperature is being sensed. A capacitor is not required between D3+ and D-. A 100-pF capacitor between D3+ and D- can be added and may improve performance in noisy systems. Float this pin if this thermal diode is not used.
5	D-	Diode Return Current Sink All Diode Cathodes. Common D- pin for all four remote diodes.
6	D2+	Diode Current Source Second Diode Anode. Connected to remote discrete diode-connected transistor junction or to the diode-connected transistor junction on a remote IC whose die temperature is being sensed. A capacitor is not required between D2+ and D-. A 100-pF capacitor between D2+ and D- can be added and may improve performance in noisy systems. Float this pin if this thermal diode is not used.
7	D1+	Diode Current Source First Diode Anode. Connected to remote discrete diode-connected transistor junction or to the diode-connected transistor junction on a remote IC whose die temperature is being sensed. A capacitor is not required between D1+ and D-. A 100-pF capacitor between D1+ and D- can be added and may improve performance in noisy systems. Float this pin if this thermal diode is not used.
8	GND	Power Supply Ground -- System low noise ground.
9	A0	Digital Input SMBus slave address select pin. Selects one of three addresses. Can be tied to V _{DD} , GND, or to the middle of a resistor divider connected between V _{DD} and GND.
10	TCRIT1	Digital Output, Open-Drain Critical temperature output 1. Requires pullup resistor. Active <i>LOW</i> .
11	TCRIT2	Digital Output, Open-Drain Critical temperature output 2. Requires pullup resistor. Active <i>LOW</i> .
12	SMBDAT	SMBus Bidirectional Data Line, Open-Drain Output From and to Controller; may require an external pullup resistor
13	SMBCLK	SMBus Clock Input From Controller; may require an external pullup resistor
14	TCRIT3	Digital Output, Open-Drain Critical temperature output 3. Requires pullup resistor. Active <i>LOW</i> .

Table 1. ESD Protection

PIN NO.	LABEL	CIRCUIT	CIRCUITS FOR PIN ESD PROTECTION STRUCTURE
1	NC	–	 <p style="text-align: right;">Circuit A</p>
2	V _{DD}	A	
3	D4+	A	
4	D3+	A	
5	D-	A	
6	D2+	A	
7	D1+	A	
8	GND	–	 <p style="text-align: right;">Circuit B</p>
9	A0	B	
10	TCRIT1	B	
11	TCRIT2	B	
12	SMBDAT	B	
13	SMBCLK	B	
14	TCRIT2	B	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾⁽³⁾

	MIN	MAX	UNIT
Supply voltage	–0.3	6	V
Voltage at SMBDAT, SMBCLK, TCRIT1, TCRIT2, TCRIT3	–0.5	6	V
Voltage at other pins	–0.3	V _{DD} + 0.3	V
D– Input current		±1	mA
Input current at all other pins ⁽⁴⁾		±5	mA
Package input current ⁽⁴⁾		30	mA
SMBDAT, TCRIT1, TCRIT2, TCRIT3 output sink current		10	mA
Storage temperature, T _{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Soldering process must comply with reflow temperature profile specifications. Refer to <http://www.ti.com/packaging>
- (3) Reflow temperature profiles are different for packages containing lead (Pb) than for those that do not.
- (4) When the input voltage (V_I) at any pin exceeds the power supplies (V_I < GND or V_I > V_{DD}), the current at that pin must be limited to 5 mA. Parasitic components and or ESD protection circuitry are shown in the table below for the LM95214's pins.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge ⁽¹⁾	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽²⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾	±1000	
	Machine Model	±200	

- (1) Human-body model, 100-pF discharged through a 1.5-kΩ resistor. Machine model, 200-pF discharged directly into each pin. Charged-device model (CDM) simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Operating temperature	–40		140	°C
Supply voltage (V_{DD})	3		3.6	V

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM95214	UNIT
		NHL (WSON)	
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics: Temperature-to-Digital Converter

minimum and maximum specifications are over –40°C to +125°C and $V_+ = +3$ V to 3.6 V (unless otherwise noted); typical specifications are at $T_A = T_J = 25^\circ\text{C}$ and $V_+ = 3.3$ V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Temperature error using local diode	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, ⁽¹⁾	–2	±1	+2	°C
Temperature error using an MMBT3904 transistor remote diode ⁽²⁾	$T_A = +25^\circ\text{C}$ to $+85^\circ\text{C}$ $T_D = +60^\circ\text{C}$ to $+100^\circ\text{C}$	–1.1		+1.1	°C
	$T_A = +25^\circ\text{C}$ to $+85^\circ\text{C}$ $T_D = -40^\circ\text{C}$ to $+125^\circ\text{C}$	–1.3		+1.3	°C
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $T_D = -40^\circ\text{C}$ to $+125^\circ\text{C}$	–3		+3	°C
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ $T_D = 125^\circ\text{C}$ to $+140^\circ\text{C}$	–3.3		+3.3	°C
Local diode measurement resolution			11		Bits
			0.125		°C
Remote diode measurement resolution	Digital filter off		11		Bits
			0.125		°C
	Digital filter on (Remote Diodes 1 and 2 only)		13		Bits
			0.03125		°C
Conversion time of all temperatures at the fastest setting ⁽³⁾	All channels are enabled in default state		1100	1210	ms
	1 external channel		31	34	ms
	Local only		30	33	ms
Quiescent current ⁽⁴⁾	SMBus inactive, 1-Hz conversion rate, channels in default state		570	800	μA
	Shutdown		360		μA
D– Source voltage			0.4		V
Remote diode source current	High level		160	230	μA
	Low level		10		

- (1) Local temperature accuracy does not include the effects of self-heating. The rise in temperature due to self-heating is the product of the internal power dissipation of the LM95214 and the thermal resistance. See under *Recommended Operating Conditions* table for the thermal resistance to be used in the self-heating calculation.
- (2) The accuracy of the LM95214CISD is ensured when using a typical MMBT3904 diode-connected transistor. For further information on other thermal diodes see applications [Diode Non-Ideality](#).
- (3) This specification is provided only to indicate how often temperature data is updated. The LM95214 can be read at any time without regard to conversion state (and will yield last conversion result).
- (4) Quiescent current will not increase substantially with an SMBus communication.

Electrical Characteristics: Temperature-to-Digital Converter (continued)

minimum and maximum specifications are over -40°C to $+125^{\circ}\text{C}$ and $V_{+} = +3\text{ V}$ to 3.6 V (unless otherwise noted); typical specifications are at $T_A = T_J = 25^{\circ}\text{C}$ and $V_{+} = 3.3\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power-On reset threshold	Measured on V_{DD} input, falling edge	1.6		2.8	V
$\overline{\text{TCRIT1}}$ pin temperature threshold	Default diodes 1 and 2 only	110			$^{\circ}\text{C}$
$\overline{\text{TCRIT2}}$ pin temperature threshold	Default all channels	85			$^{\circ}\text{C}$
$\overline{\text{TCRIT3}}$ pin temperature threshold	Default diodes 3 and 4 only	85			$^{\circ}\text{C}$

7.6 Logic Electrical Characteristics: Digital DC Characteristics

Unless otherwise noted all limits are specified for $V_{DD} = +3\text{ Vdc}$ to 3.6 Vdc , $T_A = T_J = +25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SMBDAT, SMBCLK INPUTS					
$V_{IN(1)}$ Logical 1 input voltage		2.1			V
$V_{IN(0)}$ Logical 0 input voltage				0.8	V
$V_{IN(HYST)}$ SMBDAT and SMBCLK digital input hysteresis		400			mV
$I_{IN(1)}$ Logical 1 input current	$V_{IN} = V_{DD}$	0.005		10	μA
$I_{IN(0)}$ Logical 0 input current	$V_{IN} = 0\text{ V}$	-0.005		-10	μA
C_{IN} Input capacitance		5			pF
A0 DIGITAL INPUT					
V_{IH} Input high voltage		$0.90 \times V_{DD}$			V
V_{IM} Input middle voltage		$0.43 \times V_{DD}$		$0.57 \times V_{DD}$	V
					V
V_{IL} Input low voltage				$0.10 \times V_{DD}$	V
$I_{IN(1)}$ Logical 1 input current	$V_{IN} = V_{DD}$	$V_{IN} = V_{DD}$	-0.005	-10	μA
$I_{IN(0)}$ Logical 0 input current	$V_{IN} = 0\text{ V}$	$V_{IN} = 0\text{ V}$	0.005	10	μA
C_{IN} Input capacitance			5		pF
SMBDAT, $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$, $\overline{\text{TCRIT3}}$ DIGITAL OUTPUTS					
I_{OH} High level output current	$V_{OH} = V_{DD}$			10	μA
$V_{OL(SMBDAT)}$ SMBus low level output voltage	$I_{OL} = 4\text{ mA}$	0.4			V
	$I_{OL} = 6\text{ mA}$			0.6	V
$V_{OL(\overline{\text{TCRIT}})}$ $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$, $\overline{\text{TCRIT3}}$ low level output voltage	$I_{OL} = 6\text{ mA}$			0.4	V
C_{OUT} Digital output capacitance			5		pF

7.7 Switching Characteristics: SMBus Digital

Unless otherwise noted, these specifications apply for $V_{DD} = +3.0$ Vdc to $+3.6$ Vdc, C_L (load capacitance) on output lines = 80 pF, $T_A = T_J = +25^\circ\text{C}$.

The switching characteristics of the LM95214 fully meet or exceed the published specifications of the SMBus version 2.0. The following parameters are the timing relationships between SMBCLK and SMBDAT signals related to the LM95214. They adhere to but are not necessarily the SMBus bus specifications.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SMB} SMBus clock frequency		10		100	kHz
t_{LOW} SMBus clock low time	from $V_{IN(0)max}$ to $V_{IN(0)max}$	4.7			μs
				25	ms
t_{HIGH} SMBus clock high time	from $V_{IN(1)min}$ to $V_{IN(1)min}$	4.0			μs
$t_{R,SMB}$ SMBus rise time	See ⁽¹⁾	1			μs
$t_{F,SMB}$ SMBus fall time	See ⁽²⁾	0.3			μs
t_{OF} Output fall time	$C_L = 400$ pF, $I_O = 3$ mA ⁽²⁾			250	ns
$t_{TIMEOUT}$ SMBDAT and SMBCLK time low for reset of serial interface		25		35	ms
$t_{SU,DAT}$ Data in setup time to SMBCLK high		250			ns
$t_{HD,DAT}$ Data out stable after SMBCLK low		300		1075	ns
$t_{HD,STA}$ Start condition SMBDAT low to SMBCLK low (Start condition hold before the first clock falling edge)		100			ns
$t_{SU,STO}$ Stop condition SMBCLK high to SMBDAT low (Stop condition setup)		100			ns
$t_{SU,STA}$ SMBus repeated start-condition setup time, SMBCLK high to SMBDAT low		0.6			μs
t_{BUF} SMBus free time between stop and start conditions		1.3			μs

(1) The output rise time is measured from $(V_{IN(0)max} - 0.15 \text{ V})$ to $(V_{IN(1)min} + 0.15 \text{ V})$.

(2) The output fall time is measured from $(V_{IN(1)min} + 0.15 \text{ V})$ to $(V_{IN(0)max} - 0.15 \text{ V})$.




Figure 1. SMBus Communication

7.8 Typical Characteristics




Figure 2. Conversion Rate Effect on Average Power Supply Current




Figure 3. Thermal Diode Capacitor or PCB Leakage Current Effect on Remote Diode Temperature Reading




Figure 4. Remote Temperature Reading Sensitivity to Thermal Diode Filter Capacitance




Figure 5. Local Temperature Error, $T_A = T_D$




Figure 6. Remote 1 Temperature Error, $T_A = T_D$






Figure 7. Remote 2 Temperature Error, $T_A = T_D$

Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The LM95214 is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface that can monitor the temperature of four remote diodes as well as its own temperature. The LM95214 can be used to very accurately monitor the temperature of up to four external devices such as microprocessors, graphics processors or diode-connected 2N3904 transistor. Any device whose thermal diode can be modeled by an MMBT3904 transistor will work well with the LM95214.

The LM95214 reports temperature in two different formats for +127.875°C/–128°C range and 0°C/255°C range. The LM95214 has a Sigma-Delta ADC (Analog-to-Digital Converter) core which provides the first level of noise immunity. For improved performance in a noisy environment the LM95214 includes programmable digital filters for Remote Diode 1 and 2 temperature readings. When the digital filters are invoked the resolution for Remote Diode 1 and 2 readings increases to 0.03125°C. For maximum flexibility and best accuracy the LM95214 includes offset registers that allow calibration of other diode types.

8.2 Functional Block Diagram



8.3 Feature Description

The LM95214 $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$, and $\overline{\text{TCRIT3}}$ active low outputs are triggered when any unmasked channel exceeds its corresponding programmable limit and can be used to shutdown the system, to turn on the system fans or as a microcontroller interrupt function. The current status of the $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$, and $\overline{\text{TCRIT3}}$ pins can be read back from the status registers through the SMBus interface. Two of the remote channels have two separate limits each that control the $\overline{\text{TCRIT1}}$ and $\overline{\text{TCRIT2}}$ pins. The remaining two channels and the local channel each have one limit to control both the $\overline{\text{TCRIT1}}$ and $\overline{\text{TCRIT2}}$ pins. The $\overline{\text{TCRIT3}}$ pin shares the limits of the $\overline{\text{TCRIT2}}$ pin but allows for different masking options. All limits have a shared programmable hysteresis register.

Diode fault detection circuitry in the LM95214 can detect the absence or fault state of a remote diode: whether D+ is shorted to V_{DD} , D– or ground, or whether D+ is floating.

Remote Diode 1 and 2 temperature channels have programmable digital filters while the other two remote temperature channels utilize a fault-queue to avoid false triggering the $\overline{\text{TCRIT}}$ pins.

The LM95214 has a three-level address pin to connect up to 3 devices to the same SMBus master. LM95214 also has programmable conversion rate register as well as a shutdown mode for power savings. One round of conversions can be triggered in shutdown mode by writing to the one-shot register through the SMBus interface. LM95214 can be programmed to turn off unused channels for more power savings.

The LM95214 register set has an 8-bit data structure and includes:

1. Temperature Value Registers with signed format
 - Most-Significant-Byte (MSB) and Least-Significant-Byte (LSB) Local Temperature
 - MSB and LSB Remote Temperature 1
 - MSB and LSB Remote Temperature 2
 - MSB and LSB Remote Temperature 3
 - MSB and LSB Remote Temperature 4
2. Temperature Value Registers with unsigned format
 - MSB and LSB Remote Temperature 1
 - MSB and LSB Remote Temperature 2
 - MSB and LSB Remote Temperature 3
 - MSB and LSB Remote Temperature 4
3. Diode Configuration Registers
 - Diode Model Select
 - Remote 1 Offset
 - Remote 2 Offset
 - Remote 3 Offset
 - Remote 4 Offset
4. General Configuration Registers
 - Configuration (Standby, Fault Queue enable for Remote 3 and 4; Conversion Rate)
 - Channel Conversion Enable
 - Filter Setting for Remote 1 and 2
 - 1-Shot
5. Status Registers
 - Main Status Register (Busy bit, Not Ready, Status Register 1 to 4 Flags)
 - Status 1 (diode fault)
 - Status 2 (TCRIT1)
 - Status 3 (TCRIT2)
 - Status 4 (TCRIT3)
6. Mask Registers
 - TCRIT1 Mask
 - TCRIT2 Mask

Feature Description (continued)

- TCRIT3 Mask
- 7. Limit Registers
 - Local Tcrit Limit
 - Remote 1 Tcrit-1 Limit
 - Remote 2 Tcrit-1 Limit
 - Remote 3 Tcrit Limit
 - Remote 4 Tcrit Limit
 - Remote 1 Tcrit-2 and Tcrit-3 Limit
 - Remote 2 Tcrit-2 and Tcrit-3 Limit
 - Common Tcrit Hysteresis
- 8. Manufacturer ID Register
- 9. Revision ID Register

8.3.1 Conversion Sequence

The LM95214 takes approximately 190 ms to convert the Local Temperature, Remote Temperatures 1 through 4, and to update all of its registers. These conversions for each thermal diode are addressed in a round robin sequence. Only during the conversion process the busy bit (D7) in Status register (02h) is high. The conversion rate may be modified by the Conversion Rate bits found in the Configuration Register (03h). When the conversion rate is modified a delay is inserted between each round of conversions, the actual time for each round remains at 190 ms (typical all channels enabled). The time a round takes depends on the number of channels that are on. Different conversion rates will cause the LM95214 to draw different amounts of average supply current as shown in Figure 10. This curve assumes all the channels are on. If channels are turned off the average current will drop because the round robin time will decrease and the shutdown time will increase during each conversion interval.




Figure 10. Conversion Rate Effect on Power Supply Current

8.3.2 Power-On-Default States

The LM95214 always powers up to these known default states. The LM95214 remains in these states until after the first conversion.

1. All Temperature readings set to 0°C until the end of the first conversion
2. Remote offset for all channels 0°C
3. Configuration: Active converting, Fault Queue enabled for Remote 3 and 4
4. Continuous conversion with all channels enabled, time = 1 s
5. Enhanced digital filter enabled for Remote 1 and 2
6. Status Registers depends on state of thermal diode inputs
7. Local and Remote Temperature Limits for $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ outputs:

Feature Description (continued)

Table 2. Temperature Channel limits

OUTPUT PIN	TEMPERATURE CHANNEL LIMIT				
	REMOTE 4 (°C)	REMOTE 3 (°C)	REMOTE 2 (°C)	REMOTE 1 (°C)	LOCAL (°C)
TCRIT1	Masked, 85	Masked, 85	110	110	Masked, 85
TCRIT2	85	85	85	85	85
TCRIT3	85	85	Masked, 85	Masked, 85	Masked, 85

8. Manufacturers ID set to 01h

9. Revision ID set to 79h

8.3.3 SMBus Interface

The LM95214 operates as a slave on the SMBus, so the SMBCLK line is an input and the SMBDAT line is bidirectional. The LM95214 never drives the SMBCLK line and it does not support clock stretching. According to SMBus specifications, the LM95214 has a 7-bit slave address. Three SMBus device address can be selected by connecting A0 (pin 6) to either Low, Mid-Supply, or High voltages. The LM95214 has the following SMBus slave address:

Table 3. SMBus Slave Addresses

A0 PIN STATE	SMBus DEVICE ADDRESS A[6:0]	
	HEX	BINARY
Low	18h	001 1000
Mid-Supply	4Dh	100 1101
High	4Eh	100 1110

8.3.4 Temperature Conversion Sequence

Each of the 5 temperature channels of LM95214 can be turned OFF independent from each other through the Channel Enable Register. Turning off unused channels will increase the conversion speed in the fastest conversion speed mode. If the slower conversion speed settings are used, disabling unused channels will reduce the average power consumption of LM95214.

8.3.4.1 Digital Filter

To suppress erroneous remote temperature readings due to noise as well as increase the resolution of the temperature, the LM95214 incorporates a digital filter for Remote 1 and 2 Temperature Channels. When a filter is enabled the filtered readings are used for the TCRIT comparisons. There are two possible digital filter settings that are enabled through the Filter Setting Register at register address 0Fh. The filter for each channel can be set according to the following table:

Table 4. Digital Filter Settings

R1F[1:0] OR R2F[1:0]		FILTER SETTING
0	0	No Filter
0	1	Filter (equivalent to Level 2 filter of the LM86/LM89)
1	0	Reserved
1	1	Enhanced Filter (Filter with transient noise clipping)

Figure 11, Figure 12, and Figure 13 describe the filter output in response to a step input and an impulse input.




Figure 11. Seventeen and Fifty Degree Step Response




Figure 12. Impulse Response With Input Transients Less Than 4°C




Figure 13. Impulse Response With Input Transients Greater Than 4°C





Figure 14. Digital Filter Response in a Typical Intel Processor on a 65 nm or 90 nm Process. The Filter Curves Were Purposely Offset for Clarity.

Figure 14 shows the filter in use in a typical system. Note that the two curves have been purposely offset for clarity. Inserting the filter does not induce an offset as shown.

8.3.5 Fault Queue

To suppress erroneous $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ triggering the LM95214 incorporates a Fault Queue for the unfiltered remote channels 3 and 4. The Fault Queue acts to ensure the remote temperature measurement of these channels is genuinely beyond the corresponding Tcrit limit by not triggering until three consecutive out of limit measurements have been made, see Figure 15 for an example. The Fault Queue defaults on upon power-up. The fault queue for channels 3 and 4 can be turned ON or OFF through bits 0 and 1 of the Configuration Register. When the fault queue is enabled, the $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ pins will be triggered if the temperature is above the Tcrit limit for 3 consecutive conversions and the corresponding mask bit is 0 in the TCRIT Mask registers. Similarly the temperature needs to be below the Tcrit limit minus the hysteresis value for three consecutive conversions for the $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ pins to deactivate.


Figure 15. Fault Queue Response Diagram (With 0°C Hysteresis)

8.3.6 Temperature Data Format

Temperature data can only be read from the Local and Remote Temperature value registers. The data format for all temperature values is left justified 16-bit word available in two 8-bit registers. Unused bits will always report 0. All temperature data is clamped and will not roll over when a temperature exceeds full-scale value.

Remote temperature data for all channels can be represented by an 11-bit, two's complement word or unsigned binary word with an LSb (Least Significant Bit) equal to 0.125°C.

Table 5. 11-Bit, 2's Complement (10-Bit Plus Sign)

TEMPERATURE	DIGITAL OUTPUT	
	BINARY	HEX
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h
-0.125°C	1111 1111 1110 0000	FFE0h
-1°C	1111 1111 0000 0000	FF00h
-25°C	1110 0111 0000 0000	E700h
-55°C	1100 1001 0000 0000	C900h

Table 6. 11-Bit Unsigned Binary

TEMPERATURE	DIGITAL OUTPUT	
	BINARY	HEX
+255.875°C	1111 1111 1110 0000	FFE0h
+255°C	1111 1111 0000 0000	FF00h
+201°C	1100 1001 0000 0000	C900h
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h

When the digital filter is enabled on Remote 1 and 2 channels temperature data is represented by a 13-bit unsigned binary or 12-bit plus sign (two's complement) word with an LSb equal to 0.03125°C.

Table 7. 13-Bit, 2's Complement (12-Bit Plus Sign)

TEMPERATURE	DIGITAL OUTPUT	
	BINARY	HEX
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.03125°C	0000 0000 0000 1000	0008h
0°C	0000 0000 0000 0000	0000h
-0.03125°C	1111 1111 1111 1000	FFF8h
-1°C	1111 1111 0000 0000	FF00h
-25°C	1110 0111 0000 0000	E700h
-55°C	1100 1001 0000 0000	C900h

Table 8. 13-Bit, Unsigned Binary

TEMPERATURE	DIGITAL OUTPUT	
	BINARY	HEX
+255.875°C	1111 1111 1110 0000	FFE0h
+255°C	1111 1111 0000 0000	FF00h
+201°C	1100 1001 0000 0000	C900h
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.03125°C	0000 0000 0000 1000	0008h
0°C	0000 0000 0000 0000	0000h

Local Temperature data is only represented by an 11-bit, two's complement, word with an LSb equal to 0.125°C.

Table 9. 11-Bit, 2's Complement (10-Bit Plus Sign)

TEMPERATURE	DIGITAL OUTPUT	
	BINARY	HEX
+125°C	0111 1101 0000 0000	7D00h
+25°C	0001 1001 0000 0000	1900h
+1°C	0000 0001 0000 0000	0100h
+0.125°C	0000 0000 0010 0000	0020h
0°C	0000 0000 0000 0000	0000h
-0.125°C	1111 1111 1110 0000	FFE0h
-1°C	1111 1111 0000 0000	FF00h
-25°C	1110 0111 0000 0000	E700h
-55°C	1100 1001 0000 0000	C900h

8.3.7 SMBDAT Open-Drain Output

The SMBDAT output is an open-drain output and does not have internal pullups. A *high* level will not be observed on this pin until pullup current is provided by some external source, typically a pullup resistor. Choice of resistor value depends on many system factors but, in general, the pullup resistor must be as large as possible without effecting the SMBus desired data rate. This will minimize any internal temperature reading errors due to internal heating of the LM95214. The maximum resistance of the pullup to provide a 2.1-V high level, based on LM95214 specification for High Level Output Current with the supply voltage at 3 V, is 82 kΩ (5%) or 88.7 kΩ (1%).

8.3.8 $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$, and $\overline{\text{TCRIT3}}$ Outputs

The LM95214's $\overline{\text{TCRIT}}$ pins are active-low open-drain outputs and do not include internal pullup resistors. A *high* level will not be observed on these pins until pullup current is provided by some external source, typically a pullup resistor. Choice of resistor value depends on many system factors but, in general, the pullup resistor must be as large as possible without effecting the performance of the device receiving the signal. This will minimize any internal temperature reading errors due to internal heating of the LM95214. The maximum resistance of the pullup to provide a 2.1-V high level, based on LM95214 specification for High Level Output Current with the supply voltage at 3 V, is 82 kΩ (5%) or 88.7 kΩ (1%). The three $\overline{\text{TCRIT}}$ pins can each sink 6 mA of current and still ensured a *Logic Low* output voltage of 0.4 V. If all three pins are set at maximum current this will cause a power dissipation of 7.2 mW. This power dissipation combined with a thermal resistance of 77.8°C/W will cause the LM95214's junction temperature to rise approximately 0.6°C and thus cause the Local temperature reading to shift. This can only be cancelled out if the environment that the LM95214 is enclosed in has stable and controlled air flow over the LM95214, as airflow can cause the thermal resistance to change dramatically.

8.3.9 TCRIT Limits and $\overline{\text{TCRIT}}$ Outputs

Figure 16 describes a simplified diagram of the temperature comparison and status register logic. Figure 17, Figure 18, and Figure 19 describe simplified logic diagrams of the circuitry associated with the status registers, mask registers, and the $\overline{\text{TCRIT}}$ output pins.




Figure 16. Temperature Comparison Logic and Status Register Simplified Diagram




Figure 17. $\overline{\text{TCRIT1}}$ Mask Register, Status Register 1 and 2, and $\overline{\text{TCRIT1}}$ Output Logic Diagram




Figure 18. $\overline{\text{TCRIT2}}$ Mask Register, Status Register 1 and 3, and $\overline{\text{TCRIT2}}$ Output Logic Diagram




Figure 19. $\overline{\text{TCRIT3}}$ Mask Register, Status Register 1 and 4, and $\overline{\text{TCRIT3}}$ Output Logic Diagram

If enabled, local temperature is compared to the user programmable Local Tcrit Limit Register (Default Value = 85°C). The result of this comparison is stored in Status Register 2, Status Register 3 and Status Register 4 (see [Figure 16](#)). The comparison result can trigger $\overline{\text{TCRIT1}}$ pin, $\overline{\text{TCRIT2}}$ pin or $\overline{\text{TCRIT3}}$ pin depending on the settings in the TCRIT1 Mask, TCRIT2 Mask and TCRIT3 Mask Registers (see [Figure 17](#), [Figure 18](#), and [Figure 19](#)). The comparison result can also be read back from the Status Register 2, Status Register 3 and Status Register 4.

If enabled, remote temperature 1 is compared to the user programmable Remote 1 Tcrit-1 Limit Register (Default Value 110°C) and Remote 1 Tcrit-2 Limit Register (Default Value = 85°C). The result of this comparison is stored in Status Register 2, Status Register 3 and Status Register 4 (see Figure 16). The comparison result can trigger TCRIT1 pin, TCRIT2 pin or TCRIT3 pin depending on the settings in the TCRIT1 Mask, TCRIT2 Mask and TCRIT3 Mask Registers (see Figure 17, Figure 18, and Figure 19). The comparison result can also be read back from the Status Register 2, Status Register 3 and Status Register 4. The remote temperature 2 operates in a similar manner to remote temperature 1 using its associated user programmable limit registers: Remote 2 Tcrit-1 Limit Register (Default Value 110°C) and Remote 2 Tcrit-2 Limit Register (Default Value = 85°C). When enabled, the remote temperature 3 is compared to the user programmable Remote 3 Tcrit Limit Register (Default Value 85°C). The comparison result can trigger TCRIT1 pin, TCRIT2 pin or TCRIT3 pin depending on the settings in the TCRIT1 Mask, TCRIT2 Mask and TCRIT3 Mask Registers. The comparison result can also be read back from the Status Register 2, Status Register 3 and Status Register 4. The remote temperature 4 operates in a similar manner to remote temperature 3 using its associated user programmable limit register: Remote 4 Tcrit Limit Register (Default Value 85°C).

Table 10. Limit Assignments for Each TCRIT Output Pin:

	TCRIT1	TCRIT2	TCRIT3
Remote 4	Remote 4 Tcrit Limit	Remote 4 Tcrit Limit	Remote 4 Tcrit Limit
Remote 3	Remote 3 Tcrit Limit	Remote 3 Tcrit Limit	Remote 3 Tcrit Limit
Remote 2	Remote 2 Tcrit-1 Limit	Remote 2 Tcrit-2 Limit	Remote 2 Tcrit-2 Limit
Remote 1	Remote 1 Tcrit-1 Limit	Remote 1 Tcrit-2 Limit	Remote 1 Tcrit-2 Limit
Local	Local Tcrit Limit	Local Tcrit Limit	Local Tcrit Limit




Figure 20. TCRIT Response Diagram (Masking Options Not Included)

The TCRIT response diagram of Figure 20 shows the local temperature interaction with the Tcrit limit and hysteresis value. As can be seen in the diagram when the local temperature exceeds the Tcrit limit register value the LTn Status bit is set and the T_CRITn output(s) is/are activated. The Status bit(s) and outputs are not deactivated until the temperature goes below the value calculated by subtracting the Common Hysteresis value programmed from the limit. This diagram mainly shows an example function of the hysteresis and is not meant to show complete function of the possible settings and options of all the TCRIT outputs and limit values.

8.4 Device Functional Modes

8.4.1 Diode Fault Detection

The LM95214 is equipped with operational circuitry designed to detect fault conditions concerning the remote diodes. In the event that the D+ pin is detected as shorted to GND, D-, V_{DD} or D+ is floating, the Remote Temperature reading is -128.000°C if signed format is selected and 0°C if unsigned format is selected. In addition, the appropriate status register bits RD1M or RD2M (D1 or D0) are set.

Device Functional Modes (continued)

8.4.2 Communicating With the LM95214

The data registers in the LM95214 are selected by the Command Register. At power-up the Command Register is set to 00, the location for the Read Local Temperature Register. The Command Register latches the last location it was set to. Each data register in the LM95214 falls into one of three types of user accessibility:

1. Read only
2. Write only
3. Write/Read same address

A **Write** to the LM95214 will always include the address byte and the command byte. A write to any register requires one data byte.

Reading the LM95214 can take place either of two ways:

1. If the location latched in the Command Register is correct (most of the time it is expected that the Command Register will point to one of the Read Temperature Registers because that will be the data most frequently read from the LM95214), then the read can simply consist of an address byte, followed by retrieving the data byte.
2. If the Command Register needs to be set, then an address byte, command byte, repeat start, and another address byte will accomplish a read.

The data byte has the most significant bit first. At the end of a read, the LM95214 can accept either acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte). It takes the LM95214 190 ms (typical, all channels enabled) to measure the temperature of the remote diodes and internal diode. When retrieving all 11 bits from a previous remote diode temperature measurement, the master must insure that all 11 bits are from the same temperature conversion. This may be achieved by reading the MSB register first. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked-in.




Figure 21. Serial Bus Write to the Internal Command Register Followed by a the Data Byte




Figure 22. Serial Bus Write to the Internal Command Register

Device Functional Modes (continued)




Figure 23. Serial Bus Read From a Register With the Internal Command Register Preset to Desired Value




Figure 24. Serial Bus Write Followed by a Repeat Start and Immediate Read

8.4.3 Serial Interface Reset

In the event that the SMBus Master is RESET while the LM95214 is transmitting on the SMBDAT line, the LM95214 must be returned to a known state in the communication protocol. This may be done in one of two ways:

1. When SMBDAT is LOW, the LM95214 SMBus state machine resets to the SMBus idle state if either SMBDAT or SMBCLK are held low for more than 35ms (t_{TIMEOUT}). Note that according to SMBus specification 2.0 all devices are to timeout when either the SMBCLK or SMBDAT lines are held low for 25 to 35 ms. Therefore, to insure a timeout of all devices on the bus the SMBCLK or SMBDAT lines must be held low for at least 35 ms.
2. When SMBDAT is HIGH, have the master initiate an SMBus start. The LM95214 will respond properly to an SMBus start condition at any point during the communication. After the start the LM95214 will expect an SMBus Address byte.

8.4.4 One-Shot Conversion

The One-Shot register is used to initiate a round of conversions and comparisons when the device is in standby mode, after which the device returns to standby. This is not a data register and it is the write operation that causes the one-shot conversion. The data written to this address is irrelevant and is not stored. A zero will always be read from this register. All the channels that are enabled in the Channel Enable Register will be converted once and the TCRIT1, TCRIT2, and TCRIT3 pins will reflect the comparison results based on this round of conversion results of the channels that are not masked.

8.5 Register Maps

8.5.1 LM95214 Registers

Command register selects which registers will be read from or written to. Data for this register must be transmitted during the Command Byte of the SMBus write communication.

P7	P6	P5	P4	P3	P2	P1	P0
Command Byte							

P0-P7: Command

Table 11. Register Summary

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Local Temp MSB	0x10	RO	SIGN	64	32	16	8	4	2	1	–
Local Temp LSB	0x20	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 1 MSB – Signed	0x11	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 1 LSB – Signed, Digital Filter Off	0x21	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 1 LSB – Signed, Digital Filter On						1/16	1/32				
Remote Temp 2 MSB – Signed	0x12	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 2 LSB – Signed, Digital Filter Off	0x22	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 2 LSB – Signed, Digital Filter On						1/16	1/32				
Remote Temp 3 MSB – Signed	0x13	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 3 LSB – Signed	0x23	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 4 MSB – Signed	0x14	RO	SIGN	64	32	16	8	4	2	0	–
Remote Temp 4 LSB – Signed	0x24	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 1 MSB – Unsigned	0x19	RO	128	64	32	16	8	4	2	1	–
Remote Temp 1 LSB – Unsigned, Digital Filter Off	0x29	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 1 LSB – Unsigned, Digital Filter On						1/16	1/32				
Remote Temp 2 MSB – Unsigned	0x1A	RO	128	64	32	16	8	4	2	1	–
Remote Temp 2 LSB – Unsigned, Digital Filter Off	0x2A	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 2 LSB – Unsigned, Digital Filter On						1/16	1/32				
Remote Temp 3 MSB – Unsigned	0x1B	RO	128	64	32	16	8	4	2	1	–
Remote Temp 3 LSB – Unsigned	0x2B	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote Temp 4 MSB – Unsigned	0x1C	RO	128	64	32	16	8	4	2	1	–
Remote Temp 4 LSB – Unsigned	0x2C	RO	1/2	1/4	1/8	0	0	0	0	0	–
Remote 1 Offset	0x31	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 2 Offset	0x32	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 3 Offset	0x33	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 4 Offset	0x34	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Configuration	0x03	R/W	–	STBY	–	–	–	–	R4QE	R3QE	0x03
Conversion Rate	0x04	R/W	–	–	–	–	–	–	CR1	CR0	0x02
Channel Conversion Enable	0x05	R/W	–	–	–	R4CE	R3CE	R2CE	R1CE	LCE	0x1F
Filter Setting	0x06	R/W	–	–	–	–	R2F1	R2F0	R1F1	R1F0	0x0F
1-shot	0x0F	WO	–	–	–	–	–	–	–	–	–

Table 11. Register Summary (continued)

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Common Status Register	0x02	RO	BUSY	NR	–	–	SR4F	SR3F	SR2F	SR1F	0x00
Status 1 (Diode Fault)	0x07	RO	R4DO	R4DS	R3DO	R3DS	R2DO	R2DS	R1DO	R1DS	–
Status 2 ($\overline{\text{TCRIT1}}$)	0x08	RO	–	–	–	R4T1	R3T1	R2T1	R1T1	LT1	–
Status 3 ($\overline{\text{TCRIT2}}$)	0x09	RO	–	–	–	R4T2	R3T2	R2T2	R1T2	LT2	–
Status 4 ($\overline{\text{TCRIT3}}$)	0x0A	RO	–	–	–	R4T3	R3T3	R2T3	R1T3	LT3	–
TCRIT1 Mask	0x0C	R/W	–	–	–	R4TM	R3TM	R2T1M	R1T1M	LTM	0x19
TCRIT2 Mask	0x0D	R/W	–	–	–	R4TM	R3TM	R2T2M	R1T2M	LTM	0x00
TCRIT3 Mask	0x0E	R/W	–	–	–	R4TM	R3TM	R2T2M	R1T2M	LTM	0x07
Local Tcrit Limit	0x40	R/W	0	64	32	16	8	4	2	1	0x55
Remote 1 Tcrit-1 Limit	0x41	R/W	128	64	32	16	8	4	2	1	0x6E
Remote 2 Tcrit-1 Limit	0x42	R/W	128	64	32	16	8	4	2	1	0x6E
Remote 3 Tcrit Limit	0x43	R/W	128	64	32	16	8	4	2	1	0x55
Remote 4 Tcrit Limit	0x44	R/W	128	64	32	16	8	4	2	1	0x55
Remote 1 Tcrit-2 and Tcrit-3 Limit	0x49	R/W	128	64	32	16	8	4	2	1	0x55
Remote 2 Tcrit-2 and Tcrit-3 Limit	0x4A	R/W	128	64	32	16	8	4	2	1	0x55
Common Tcrit Hysteresis	0x5A	R/W	0	0	0	16	8	4	2	1	0x0A
Manufacturer ID	0xFE	RO	0	0	0	0	0	0	0	1	0x01
Revision ID	0xFF	RO	0	1	1	1	1	0	0	1	0x79

8.5.1.1 Value Registers

For data synchronization purposes, the MSB register must be read first if the user wants to read both MSB and LSB registers. The LSB will be locked after the MSB is read. The LSB will be unlocked after being read. If the user reads MSBs consecutively, each time the MSB is read, the LSB associated with that temperature will be locked in and override the previous LSB value locked-in

8.5.1.1.1 Local Value Registers

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Local Temp MSB	0x10	RO	SIGN	64	32	16	8	4	2	1	–
Local Temp LSB	0x20	RO	1/2	1/4	1/8	0	0	0	0	0	–

Bit(s)	Bit Name	Read/Write	Description
7	SIGN	RO	Sign bit
6	64	RO	bit weight 64°C
5	32	RO	bit weight 32°C
4	16	RO	bit weight 16°C
3	8	RO	bit weight 8°C
2	4	RO	bit weight 4°C
1	2	RO	bit weight 2°C
0	1	RO	bit weight 1°C

The Local temperature MSB value register range is +127°C to –128°C. The value programmed in this register is used to determine a local temperature error event.

Bit(s)	Bit Name	Read/Write	Description
7	1/2	RO	bit weight 1/2°C (0.5°C)
6	1/4	RO	bit weight 1/4°C (0.25°C)
5	1/8	RO	bit weight 1/8°C (0.125°C)
4-0	0	RO	Reserved – will report 0 when read.

The Local Limit register range is 0°C to 127°C. The value programmed in this register is used to determine a local temperature error event.

LM95214

JAJ5AR0B – MARCH 2007 – REVISED OCTOBER 2017

www.ti.com
8.5.1.1.2 Remote Temperature Value Registers With Signed Format

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Remote Temp 1 MSB – Signed	0x11	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 1 LSB – Signed, Digital Filter Off	0x21	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 1 LSB – Signed, Digital Filter On					1/16	1/32					
Remote Temp 2 MSB – Signed	0x12	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 2 LSB – Signed, Digital Filter Off	0x22	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 2 LSB – Signed, Digital Filter On					1/16	1/32					
Remote Temp 3 MSB – Signed	0x13	RO	SIGN	64	32	16	8	4	2	1	–
Remote Temp 3 LSB – Signed	0x23	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 4 MSB – Signed	0x14	RO	SIGN	64	32	16	8	4	2	0	–
Remote Temp 4 LSB – Signed	0x24	RO	1/2	1/8	0	0	0	0	0	0	–

The Local temperature MSB value register range is +127°C to –128°C. The value programmed in this register is used to determine a local temperature error event.

Bit(s)	Bit Name	Read/Write	Description
7	SIGN	RO	Sign bit
6	64	RO	bit weight 64°C
5	32	RO	bit weight 32°C
4	16	RO	bit weight 16°C
3	8	RO	bit weight 8°C
2	4	RO	bit weight 4°C
1	2	RO	bit weight 2°C
0	1	RO	bit weight 1°C

Bit(s)	Bit Name	Read/Write	Description
7	1/2	RO	bit weight 1/2°C (0.5°C)
6	1/4	RO	bit weight 1/4°C (0.25°C)
5	1/8	RO	bit weight 1/8°C (0.125°C)
4	0 or 1/16	RO	When the digital filter is disabled this bit will always read 0. When the digital filter is enabled this bit will report 1/16°C (0.0625°C) bit state.
3	0 or 1/32	RO	When the digital filter is disabled this bit will always read 0. When the digital filter is enabled this bit will report 1/32°C (0.03125°C) bit state.
2-0	0	RO	Reserved – will report 0 when read.

8.5.1.1.3 Remote Temperature Value Registers With Unsigned Format

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Remote Temp 1 MSB – Unsigned	0x19	RO	128	64	32	16	8	4	2	1	–
Remote Temp 1 LSB – Unsigned, Digital Filter Off	0x29	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 1 LSB – Unsigned, Digital Filter On					1/16	1/32					
Remote Temp 2 MSB – Unsigned	0x1A	RO	128	64	32	16	8	4	2	1	–
Remote Temp 2 LSB – Unsigned, Digital Filter Off	0x2A	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 2 LSB – Unsigned, Digital Filter On					1/16	1/32					
Remote Temp 3 MSB – Unsigned	0x1B	RO	128	64	32	16	8	4	2	1	–
Remote Temp 3 LSB – Unsigned	0x2B	RO	1/2	1/8	0	0	0	0	0	0	–
Remote Temp 4 MSB – Unsigned	0x1C	RO	128	64	32	16	8	4	2	1	–
Remote Temp 4 LSB – Unsigned	0x2C	RO	1/2	1/8	0	0	0	0	0	0	–

Bit(s)	Bit Name	Read/Write	Description
7	SIGN	RO	bit weight 128°C
6	64	RO	bit weight 64°C
5	32	RO	bit weight 32°C
4	16	RO	bit weight 16°C
3	8	RO	bit weight 8°C
2	4	RO	bit weight 4°C
1	2	RO	bit weight 2°C
0	1	RO	bit weight 1°C

Bit(s)	Bit Name	Read/Write	Description
7	1/2	RO	bit weight 1/2°C (0.5°C)
6	1/4	RO	bit weight 1/4°C (0.25°C)
5	1/8	RO	bit weight 1/8°C (0.125°C)
4	0 or 1/16	RO	When the digital filter is disabled this bit will always read 0. When the digital filter is enabled this bit will report 1/16°C (0.0625°C) bit state.
3	0 or 1/32	RO	When the digital filter is disabled this bit will always read 0. When the digital filter is enabled this bit will report 1/32°C (0.03125°C) bit state.
2-0	0	RO	Reserved – will report 0 when read.

8.5.1.2 Diode Configuration Register

8.5.1.2.1 Remote 1-4 Offset

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Remote 1 Offset	0x31	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 2 Offset	0x32	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 3 Offset	0x33	R/W	SIGN	32	16	8	4	2	1	1/2	0x00
Remote 4 Offset	0x34	R/W	SIGN	32	16	8	4	2	1	1/2	0x00

Bit(s)	Bit Name	Read/Write	Description
7	SIGN	R/W	Sign bit
6	32	R/W	bit weight 32°C
5	16	R/W	bit weight 16°C
4	8	R/W	bit weight 8°C
3	4	R/W	bit weight 4°C
2	2	R/W	bit weight 2°C
1	1	R/W	bit weight 1°C
0	1/2	R/W	bit weight 1/2°C (0.5°C)

All registers have 2's complement format. The offset range for each remote is +63.5°C/-64°C. The value programmed in this register is directly added to the actual reading of the ADC and the modified number is reported in the remote value registers.

8.5.1.3 Configuration Registers

8.5.1.3.1 Main Configuration Register

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Configuration	0x03	R/W	–	STBY	–	–	–	–	R4QE	R3QE	0x03

Bit(s)	Bit Name	Read/Write	Description
7	–	RO	Reserved will report 0 when read.
6	STBY	R/W	Software Standby 1 – standby (when in this mode one conversion sequence can be initiated by writing to the one-shot register) 0 – active/converting
5–2	–	RO	Reserved – will report 0 when read.
1	R4QE	R/W	Fault queue enable for Remote 4 1– Fault queue enabled 0– Fault queue disabled
0	R3QE	R/W	Fault queue enable for Remote 3 1– Fault queue enabled 0– Fault queue disabled

8.5.1.3.2 Conversion Rate Register

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Conversion Rate	0x04	R/W	–	–	–	–	–	–	CR1	CR0	0x02

Bit(s)	Bit Name	Read/Write	Description	
7-2	–	RO	Reserved – will report 0 when read.	
1-0	CR[1:0]	R/W	Conversion rate control bits modify the time interval for conversion of the channels enabled. The channels enabled are converted sequentially then standby mode enabled for the remainder of the time interval.	
			CR[1:0]	Conversion Rate
			00	continuous (30 ms to 143 ms)
			01	0.364 s
			10	1s
			11	2.5 s

8.5.1.3.3 Channel Conversion Enable

When a conversion is disabled for a particular channel it is skipped. The continuous conversion rate is effected all other conversion rates are not effected as extra standby time is inserted to compensate. See [Conversion Rate Register](#) description.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Channel Conversion Enable	0x05	R/W	–	–	–	R4CE	R3CE	R2CE	R1CE	LCE	0x1F

Bit(s)	Bit Name	Read/Write	Description
7–5	–	RO	Reserved – will report 0 when read.
4	R4CE	R/W	Remote 4 Temperature Conversion Enable 1– Remote 4 temp conversion enabled 0– Remote 4 temp conversion disabled
3	R3CE	R/W	Remote 3 Temperature Conversion Enable 1– Remote 3 temp conversion enabled 0– Remote 3 temp conversion disabled
2	R2CE	R/W	Remote 2 Temperature Conversion Enable 1– Remote 2 temp conversion enabled 0– Remote 2 temp conversion disabled
1	R1CE	R/W	Remote 1 Temperature Conversion Enable 1– Remote 1 temp conversion enabled 0– Remote 1 temp conversion disabled
0	LCE	R/W	Local Temperature Conversion Enable 1– Local temp conversion enabled 0– Local temp conversion disabled

LM95214

JAJ5AR0B – MARCH 2007 – REVISED OCTOBER 2017

www.ti.com
8.5.1.3.4 Filter Setting

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Filter Setting	0x06	R/W	–	–	–	–	R2F1	R2F0	R1F1	R1F0	0x0F

Bit(s)	Bit Name	Read/Write	Description
7–4	–	RO	Reserved – will report 0 when read.
3–2	R2F[1:0]	R/W	Remote Channel 2 Filter Enable Bits
			R2F[1:0]
			Digital Filter State
			00 disable all digital filtering
			01 enable basic filter
			10 reserved (do not use)
1–0	R1F[1:0]	R/W	Remote Channel 1 Filter Enable
			R1F[1:0]
			Filter State
			00 disable all digital filtering
			01 enable basic filter
			10 reserved (do not use)
			11 enable enhanced filter

8.5.1.3.5 1-Shot

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
1-Shot	0x0F	WO	–	–	–	–	–	–	–	–	–

Bit(s)	Bit Name	Read/Write	Description
7–0	–	WO	Writing to this register activates one conversion for all the enabled channels if the chip is in standby mode (that is, standby bit = 1). The actual data written does not matter and is not stored.

8.5.1.4 Status Registers

8.5.1.4.1 Common Status Register

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Common Status Register	0x02	RO	BUSY	NR	–	–	SR4F	SR3F	SR2F	SR1F	0x00

Bit(s)	Bit Name	Read/Write	Description
7	BUSY	RO	Busy bit (device converting)
6	NR	RO	Not Ready bit (30 ms), indicates power up initialization sequence is in progress
5–4	–	RO	Reserved – will report 0 when read.
3	SR4F	RO	Status Register 4 Flag: 1 – indicates that Status Register 4 has at least one bit set 0 – indicates that all of Status Register 4 bits are cleared
2	SR3F	RO	Status Register 3 Flag: 1 – indicates that Status Register 3 has at least one bit set 0 – indicates that all of Status Register 3 bits are cleared
1	SR2F	RO	Status Register 2 Flag: 1 – indicates that Status Register 2 has at least one bit set 0 – indicates that all of Status Register 2 bits are cleared
0	SR1F	RO	Status Register 1 Flag: 1 – indicates that Status Register 1 has at least one bit set 0 – indicates that all of Status Register 1 bits are cleared

8.5.1.4.2 Status 1 Register (Diode Fault)

Status fault bits for open or shorted diode (that is., Short Fault: D+ shorted to Ground or D-; Open Fault: D+ shorted to V_{DD} , or floating). During fault conditions the temperature reading is 0 °C if unsigned value registers are read or –128.000 °C if signed value registers are read.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Status 1 (Diode Fault)	0x07	RO	R4DO	R4DS	R3DO	R3DS	R2DO	R2DS	R1DO	R1DS	–

Bit(s)	Bit Name	Read/Write	Description
7	R4DO	RO	Remote 4 diode open fault status: 1 – indicates that remote 4 diode has an "open" fault 0 – indicates that remote 4 diode does not have an "open" fault
6	R4DS	RO	Remote 4 diode short fault status: 1 – indicates that remote 4 diode has a "short" fault 0 – indicates that remote 4 diode does not have a "short" fault
5	R3DO	RO	Remote 3 diode open fault status: 1 – indicates that remote 3 diode has an "open" fault 0 – indicates that remote 3 diode does not have an "open" fault
4	R3DS	RO	Remote 3 diode short fault status: 1 – indicates that remote 3 diode has a "short" fault 0 – indicates that remote 3 diode does not have a "short" fault
3	R2DO	RO	Remote 2 diode open fault status: 1 – indicates that remote 2 diode has an "open" fault 0 – indicates that remote 2 diode does not have an "open" fault
2	R2DS	RO	Remote 2 diode short fault status: 1 – indicates that remote 2 diode has a "short" fault 0 – indicates that remote 2 diode does not have a "short" fault
1	R1DO	RO	Remote 1 diode open fault status: 1 – indicates that remote 1 diode has an "open" fault 0 – indicates that remote 1 diode does not have an "open" fault

LM95214

JAJ5AR0B – MARCH 2007 – REVISED OCTOBER 2017

www.ti.com

Bit(s)	Bit Name	Read/Write	Description
0	R1DS	RO	Remote 1 diode short fault status: 1 – indicates that remote 1 diode has a "short" fault 0 – indicates that remote 1 diode does not have a "short" fault

8.5.1.4.3 Status 2 ($\overline{\text{TCRIT1}}$)

Status bits for $\overline{\text{TCRIT1}}$. When one or more of these bits are set and if not masked the $\overline{\text{TCRIT1}}$ output will activate. $\overline{\text{TCRIT1}}$ will deactivate when all these bits are cleared.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Status 2 ($\overline{\text{TCRIT1}}$)	0x08	RO	–	–	–	R4T1	R3T1	R2T1	R1T1	LT1	–

Bit(s)	Bit Name	Read/Write	Description
7–5	–	RO	Reserved – will report 0 when read.
4	R4T1	RO	Remote 4 Tcrit Status: 1 – indicates that remote 4 reading is greater than or equal to the value set in Remote 4 Tcrit Limit register 0 – indicates that that remote 4 reading is less than the value set in Remote 4 Tcrit Limit register minus the Common Hysteresis value
3	R3T1	RO	Remote 3 Tcrit Status: 1 – indicates that remote 3 reading is greater than or equal to the value set in Remote 3 Tcrit Limit register 0 – indicates that that remote 3 reading is less than the value set in Remote 3 Tcrit Limit register minus the Common Hysteresis value
2	R2T1	RO	Remote 2 Tcrit-1 Status: 1 – indicates that remote 2 reading is greater than or equal to the value set in Remote 2 Tcrit-1 Limit register 0 – indicates that that remote 2 reading is less than the value set in Remote 2 Tcrit-1 Limit register minus the Common Hysteresis value
1	R1T1	RO	Remote 1 Tcrit-1 Status: 1 – indicates that remote 1 reading is greater than or equal to the value set in Remote 1 Tcrit-1 Limit register 0 – indicates that that remote 1 reading is less than the value set in Remote 1 Tcrit-1 Limit register minus the Common Hysteresis value
0	LT1	RO	Local Tcrit Status: 1 – indicates that local reading is greater than or equal to the value set in Local Tcrit Limit register 0 – indicates that local reading is less than the value set in Local Tcrit Limit register minus the Common Hysteresis value

8.5.1.4.4 Status 3 (TCRIT2)

Status bits for $\overline{\text{TCRIT2}}$. When one or more of these bits are set and if not masked the $\overline{\text{TCRIT2}}$ output will activate. $\overline{\text{TCRIT2}}$ will deactivate when all these bits are cleared.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Status 3 ($\overline{\text{TCRIT2}}$)	0x09	RO	–	–	–	R4T2	R3T2	R2T2	R1T2	LT2	–

Bit(s)	Bit Name	Read/Write	Description
7–5	–	RO	Reserved – will report 0 when read.
4	R4T2	RO	Remote 4 Tcrit Status: 1 – indicates that remote 4 reading is greater than or equal to the value set in Remote 4 Tcrit Limit register 0 – indicates that that remote 4 reading is less than the value set in Remote 4 Tcrit Limit register minus the Common Hysteresis value
3	R3T2	RO	Remote 3 Tcrit Status: 1 – indicates that remote 3 reading is greater than or equal to the value set in Remote 3 Tcrit Limit register 0 – indicates that that remote 3 reading is less than the value set in Remote 3 Tcrit Limit register minus the Common Hysteresis value
2	R2T2	RO	Remote 2 Tcrit-2 Status: 1 – indicates that remote 2 reading is greater than or equal to the value set in Remote 2 Tcrit-2 Limit register 0 – indicates that that remote 2 reading is less than the value set in Remote 2 Tcrit-2 Limit register minus the Common Hysteresis value
1	R1T2	RO	Remote 1 Tcrit-2 Status: 1 – indicates that remote 1 reading is greater than or equal to the value set in Remote 1 Tcrit-2 Limit register 0 – indicates that that remote 1 reading is less than the value set in Remote 1 Tcrit-2 Limit register minus the Common Hysteresis value
0	LT2	RO	Local Tcrit Status: 1 – indicates that local reading is greater than or equal to the value set in Local Tcrit Limit register 0 – indicates that local reading is less than the value set in Local Tcrit Limit register minus the Common Hysteresis value

LM95214

JAJ5AR0B – MARCH 2007 – REVISED OCTOBER 2017

www.ti.com
8.5.1.4.5 Status 4 (TCRIT3)

Status bits for $\overline{\text{TCRIT3}}$. When one or more of these bits are set and if not masked the $\overline{\text{TCRIT3}}$ output will activate. $\overline{\text{TCRIT3}}$ will deactivate when all these bits are cleared.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Status 4 ($\overline{\text{TCRIT3}}$)	0x0A	RO	–	–	–	R4T3	R3T3	R2T3	R1T3	LT3	–

Bit(s)	Bit Name	Read/Write	Description
7–5	–	RO	Reserved – will report 0 when read.
4	R4T3	RO	Remote 4 Tcrit Status: 1 – indicates that remote 4 reading is greater than or equal to the value set in Remote 4 Tcrit Limit register 0 – indicates that that remote 4 reading is less than the value set in Remote 4 Tcrit Limit register minus the Common Hysteresis value
3	R3T3	RO	Remote 3 Tcrit Status: 1 – indicates that remote 3 reading is greater than or equal to the value set in Remote 3 Tcrit Limit register 0 – indicates that that remote 3 reading is less than the value set in Remote 3 Tcrit Limit register minus the Common Hysteresis value
2	R2T3	RO	Remote 2 Tcrit-2 Status: 1 – indicates that remote 2 reading is greater than or equal to the value set in Remote 2 Tcrit-2 Limit register 0 – indicates that that remote 2 reading is less than the value set in Remote 2 Tcrit-2 Limit register minus the Common Hysteresis value
1	R1T3	RO	Remote 1 Tcrit-2 Status: 1 – indicates that remote 1 reading is greater than or equal to the value set in Remote 1 Tcrit-2 Limit register 0 – indicates that that remote 1 reading is less than the value set in Remote 1 Tcrit-2 Limit register minus the Common Hysteresis value
0	LT3	RO	Local Tcrit Status: 1 – indicates that local reading is greater than or equal to the value set in Local Tcrit Limit register 0 – indicates that local reading is less than the value set in Local Tcrit Limit register minus the Common Hysteresis value

8.5.1.5 Mask Registers

8.5.1.5.1 TCRIT1 Mask Register

The mask bits in this register allow control over which error events propagate to the $\overline{\text{TCRIT1}}$ pin.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
$\overline{\text{TCRIT1}}$ Mask	0x0C	R/W	–	–	–	R4TM	R3TM	R2T1M	R1T1M	LTM	0x19

Bit(s)	Bit Name	Read/Write	Description
7-5	–	RO	Reserved – will report 0 when read.
4	R4TM	R/W	Remote 4 Tcrit Mask: 1 – prevents the remote 4 temperature error event from propagating to the $\overline{\text{TCRIT1}}$ pin 0 – allows the remote 4 temperature error event to propagate to the $\overline{\text{TCRIT1}}$ pin
3	R3TM	R/W	Remote 3 Tcrit Mask: 1 – prevents the remote 3 temperature error event from propagating to the $\overline{\text{TCRIT1}}$ pin 0 – allows the remote 3 temperature error event to propagate to the $\overline{\text{TCRIT1}}$ pin
2	R2T1M	R/W	Remote 2 Tcrit-1 Mask: 1 – prevents the remote 2 temperature error event from propagating to the $\overline{\text{TCRIT1}}$ pin 0 – allows the remote 2 temperature error event to propagate to the $\overline{\text{TCRIT1}}$ pin
1	R1T1M	R/W	Remote 1 Tcrit-1 Mask: 1 – prevents the remote 1 temperature error event from propagating to the $\overline{\text{TCRIT1}}$ pin 0 – allows the remote 1 temperature error event to propagate to the $\overline{\text{TCRIT1}}$ pin
0	LTM	R/W	Local Tcrit Mask: 1 – prevents the local temperature error event from propagating to the $\overline{\text{TCRIT1}}$ pin 0 – allows the local temperature error event to propagate to the $\overline{\text{TCRIT1}}$ pin

8.5.1.5.2 $\overline{\text{TCRIT2}}$ Mask Registers

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
$\overline{\text{TCRIT2}}$ Mask	0x0D	R/W	–	–	–	R4TM	R3TM	R2T2M	R1T2M	LTM	0x00

Bit(s)	Bit Name	Read/Write	Description
7-5	–	RO	Reserved – will report 0 when read.
4	R4TM	R/W	Remote 4 Tcrit Mask: 1 – prevents the remote 4 temperature error event from propagating to the $\overline{\text{TCRIT2}}$ pin 0 – allows the remote 4 temperature error event to propagate to the $\overline{\text{TCRIT2}}$ pin
3	R3TM	R/W	Remote 3 Tcrit Mask: 1 – prevents the remote 3 temperature error event from propagating to the $\overline{\text{TCRIT2}}$ pin 0 – allows the remote 3 temperature error event to propagate to the $\overline{\text{TCRIT2}}$ pin
2	R2T2M	R/W	Remote 2 Tcrit-2 Mask: 1 – prevents the remote 2 temperature error event from propagating to the $\overline{\text{TCRIT2}}$ pin 0 – allows the remote 2 temperature error event to propagate to the $\overline{\text{TCRIT2}}$ pin
1	R1T2M	R/W	Remote 1 Tcrit-2 Mask: 1 – prevents the remote 1 temperature error event from propagating to the $\overline{\text{TCRIT2}}$ pin 0 – allows the remote 1 temperature error event to propagate to the $\overline{\text{TCRIT2}}$ pin
0	LTM	R/W	Local Tcrit Mask: 1 – prevents the local temperature error event from propagating to the $\overline{\text{TCRIT2}}$ pin 0 – allows the local temperature error event to propagate to the $\overline{\text{TCRIT2}}$ pin

8.5.1.5.3 $\overline{\text{TCRIT3}}$ Mask Register

The mask bits in this register allow control over which error events propagate to the $\overline{\text{TCRIT3}}$ pin.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
$\overline{\text{TCRIT3}}$ Mask	0x0E	R/W	–	–	–	R4TM	R3TM	R2T2M	R1T2M	LTM	0x07

Bit(s)	Bit Name	Read/Write	Description
7-5	–	RO	Reserved – will report 0 when read.
4	R4TM	R/W	Remote 4 Tcrit Mask: 1 – prevents the remote 4 temperature error event from propagating to the $\overline{\text{TCRIT3}}$ pin 0 – allows the remote 4 temperature error event to propagate to the $\overline{\text{TCRIT3}}$ pin
3	R3TM	R/W	Remote 3 Tcrit Mask: 1 – prevents the remote 3 temperature error event from propagating to the $\overline{\text{TCRIT3}}$ pin 0 – allows the remote 3 temperature error event to propagate to the $\overline{\text{TCRIT3}}$ pin
2	R2T2M	R/W	Remote 2 Tcrit-2 Mask: 1 – prevents the remote 2 temperature error event from propagating to the $\overline{\text{TCRIT3}}$ pin 0 – allows the remote 2 temperature error event to propagate to the $\overline{\text{TCRIT3}}$ pin
1	R1T2M	R/W	Remote 1 Tcrit-2 Mask: 1 – prevents the remote 1 temperature error event from propagating to the $\overline{\text{TCRIT3}}$ pin 0 – allows the remote 1 temperature error event to propagate to the $\overline{\text{TCRIT3}}$ pin
0	LTM	R/W	Local Tcrit Mask: 1 – prevents the local temperature error event from propagating to the $\overline{\text{TCRIT3}}$ pin 0 – allows the local temperature error event to propagate to the $\overline{\text{TCRIT3}}$ pin

8.5.1.6 Limit Registers

8.5.1.6.1 Local Limit Register

The Local Limit register range is 0°C to 127°C. The value programmed in this register is used to determine a local temperature error event.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Local Tcrit Limit	0x40	R/W	0	64	32	16	8	4	2	1	0x55

Bit(s)	Bit Name	Read/Write	Description
7	0	RO	Read only bit will always report 0.
6	64	R/W	bit weight 64°C
5	32	R/W	bit weight 32°C
4	16	R/W	bit weight 16°C
3	8	R/W	bit weight 8°C
2	4	R/W	bit weight 4°C
1	2	R/W	bit weight 2°C
0	1	R/W	bit weight 1°C

8.5.1.6.2 Remote Limit Registers

The range for these registers is 0°C to 255°C.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Remote 1 Tcrit-1 Limit (used by $\overline{\text{TCRIT1}}$ error events)	0x41	R/W	128	64	32	16	8	4	2	1	0x6E
Remote 2 Tcrit-1 Limit (used by $\overline{\text{TCRIT1}}$ error events)	0x42	R/W	128	64	32	16	8	4	2	1	0x6E
Remote 3 Tcrit Limit (used by $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ error events)	0x43	R/W	128	64	32	16	8	4	2	1	0x55
Remote 4 Tcrit Limit (used by $\overline{\text{TCRIT1}}$, $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ error events)	0x44	R/W	128	64	32	16	8	4	2	1	0x55
Remote 1 Tcrit-2 and Tcrit3 Limit (used by $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ error events)	0x49	R/W	128	64	32	16	8	4	2	1	0x55
Remote 2 Tcrit-2 and Tcrit3 Limit (used by $\overline{\text{TCRIT2}}$ and $\overline{\text{TCRIT3}}$ error events)	0x4A	R/W	128	64	32	16	8	4	2	1	0x55

Bit(s)	Bit Name	Read/Write	Description
7	128	R/W	bit weight 128°C
6	64	R/W	bit weight 64°C
5	32	R/W	bit weight 32°C
4	16	R/W	bit weight 16°C
3	8	R/W	bit weight 8°C
2	4	R/W	bit weight 4°C
1	2	R/W	bit weight 2°C
0	1	R/W	bit weight 1°C

Limit assignments for each $\overline{\text{TCRIT}}$ output pin:

OUTPUT PIN	REMOTE 4	REMOTE 3	REMOTE 2	REMOTE 1	LOCAL
$\overline{\text{TCRIT1}}$	Remote 4 Tcrit Limit	Remote 3 Tcrit Limit	Remote 2 Tcrit-1 Limit	Remote 1 Tcrit-1 Limit	Local Tcrit Limit
$\overline{\text{TCRIT2}}$	Remote 4 Tcrit Limit	Remote 3 Tcrit Limit	Remote 2 Tcrit-2 Limit	Remote 1 Tcrit-2 Limit	Local Tcrit Limit
$\overline{\text{TCRIT3}}$	Remote 4 Tcrit Limit	Remote 3 Tcrit Limit	Remote 2 Tcrit-2 Limit	Remote 1 Tcrit-2 Limit	Local Tcrit Limit

LM95214

JAJSAR0B – MARCH 2007 – REVISED OCTOBER 2017

www.ti.com

8.5.1.6.3 Common Tcrit Hysteresis Register

The hysteresis register range is 0°C to 32°C. The value programmed in this register is used to modify all the limit values for decreasing temperature.

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Common Tcrit Hysteresis	0x5A	R/W	0	0	0	16	8	4	2	1	0x0A

Bit(s)	Bit Name	Read/Write	Description
7	0	RO	Read only bit will always report 0.
6	0	RO	Read only bit will always report 0.
5	0	RO	Read only bit will always report 0.
4	16	R/W	bit weight 16°C
3	8	R/W	bit weight 8°C
2	4	R/W	bit weight 4°C
1	2	R/W	bit weight 2°C
0	1	R/W	bit weight 1°C

8.5.1.7 Identification Registers

Register Name	Command Byte (Hex)	Read/Write	D7	D6	D5	D4	D3	D2	D1	D0	POR Default (Hex)
Manufacturer ID	0xFE	RO	0	0	0	0	0	0	0	1	0x01
Revision ID	0xFF	RO	0	1	1	1	1	0	0	1	0x79

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM95214 can be applied easily in the same way as other integrated-circuit temperature sensors, and its remote diode sensing capability allows it to be used in new ways as well. It can be soldered to a printed-circuit board, and because the path of best thermal conductivity is between the die and the pins, its temperature will effectively be that of the printed-circuit board lands and traces soldered to the LM95214's pins. This presumes that the ambient air temperature is almost the same as the surface temperature of the printed-circuit board; if the air temperature is much higher or lower than the surface temperature, the actual temperature of the LM95214 die will be at an intermediate temperature between the surface and air temperatures. Again, the primary thermal conduction path is through the leads, so the circuit board temperature will contribute to the die temperature much more strongly than will the air temperature.

9.2 Typical Application

To measure temperature external to the LM95214's die, incorporates remote diode sensing technology. This diode can be located on the die of a target IC, allowing measurement of the IC's temperature, independent of the LM95214's temperature. A discrete diode can also be used to sense the temperature of external objects or ambient air. Remember that a discrete diode's temperature will be affected, and often dominated, by the temperature of its leads. Most silicon diodes do not lend themselves well to this application. TI recommends that an MMBT3904 transistor base emitter junction be used with the collector tied to the base.

The LM95214 can measure a diode-connected transistor such as the MMBT3904 or the thermal diode found in an AMD processor. The LM95214 has been optimized to measure the MMBT3904 remote thermal diode the offset register can be used to calibrate for other thermal diodes easily. The LM95214 does not include TruTherm™ technology that allows sensing of sub-micron geometry process thermal diodes. For this application the LM95234 would be better suited.

The LM95234 has been specifically optimized to measure the remote thermal diode integrated in a typical Intel processor on 65 nm or 90 nm process or an MMBT3904 transistor. Using the Remote Diode Model Select register found in the LM95234 any of the four remote inputs can be optimized for a typical Intel processor on 65 nm or 90 nm process or an MMBT3904.




Figure 25. Typical Application

Typical Application (continued)

9.2.1 Design Requirements

The LM95214 operates only as a slave device and communicates with the host through the SMBus serial interface essentially compatible with I²C. SMBCLK is the clock input pin, SMBDATA is a bidirectional data pin, and TCRIT1, TCRIT2, TCRIT3 are the output pins. The LM95214 requires a pullup resistor on the SMBCLK, SMBDATA, and TCRIT1, TCRIT2, TCRIT3 pins due to an open-drain output. It is very important to consider the pullup resistor for the I²C systems. The recommended value for the pullup resistors is in [Figure 25](#). Use a ceramic capacitor type with a temperature rating from –40°C to +125°C, placed as close as possible to the V_{DD} pin of the LM95214. The decoupling capacitor reduces any noise induced by the system. A0 (pin 6) can be connected to either Low, Mid-Supply or High voltages for address selection for configuring three possible unique slave ID addresses; [SMBus Interface](#) explains the addressing scheme.

9.3 Diode Non-Ideality

9.3.1 Diode Non-Ideality Factor Effect on Accuracy

When a transistor is connected as a diode, the following relationship holds for variables V_{BE}, T and I_F:

$$I_F = I_S \times \left[e^{\left(\frac{V_{BE}}{\eta \times V_T} \right)} - 1 \right]$$

where

- $V_T = \frac{kT}{q}$
- $q = 1.6 \times 10^{-19}$ Coulombs (the electron charge)
- T = Absolute Temperature in Kelvin
- $k = 1.38 \times 10^{-23}$ joules/K (Boltzmann's constant)
- η is the non-ideality factor of the process the diode is manufactured on
- I_S = Saturation Current and is process dependent
- I_F = Forward Current through the base-emitter junction
- V_{BE} = Base-Emitter Voltage drop

In the active region, the –1 term is negligible and may be eliminated, yielding [Equation 2](#)

$$I_F = I_S \times \left[e^{\left(\frac{V_{BE}}{\eta \times V_T} \right)} \right] \quad (2)$$

In [Equation 2](#), η and I_S are dependant upon the process that was used in the fabrication of the particular diode. By forcing two currents with a very controlled ratio (I_{F2} / I_{F1}) and measuring the resulting voltage difference, it is possible to eliminate the I_S term. Solving for the forward voltage difference yields the relationship:

$$\Delta V_{BE} = \eta \times \left(\frac{kT}{q} \right) \times \ln \left(\frac{I_{F2}}{I_{F1}} \right) \quad (3)$$

Solving [Equation 3](#) for temperature yields:

$$T = \frac{q \times \Delta V_{BE}}{\eta \times k \times \ln \left(\frac{I_{F2}}{I_{F1}} \right)} \quad (4)$$

[Equation 4](#) holds true when a diode connected transistor such as the MMBT3904 is used. When this *diode* equation is applied to an integrated diode such as a processor transistor with its collector tied to GND as shown in [Figure 26](#) it will yield a wide non-ideality spread. This wide non-ideality spread is not due to true process variation but due to the fact that [Equation 4](#) is an approximation.

Diode Non-Ideality (continued)

Texas Instruments invented TruTherm beta cancellation technology that uses the transistor equation, [Equation 5](#), which is a more accurate representation of the topology of the thermal diode found in some sub-micron FPGAs or processors.

$$T = \frac{q \times \Delta V_{BE}}{\eta \times k \times \ln\left(\frac{I_{C2}}{I_{C1}}\right)} \quad (5)$$




Figure 26. Thermal Diode Current Paths

TruTherm technology can be found in the LM95234 four channel remote diode sensor that is pin and register compatible with the LM95214. The LM95214 does not support this technology.

9.3.2 Calculating Total System Accuracy

The voltage seen by the LM95214 also includes the $I_F R_S$ voltage drop of the series resistance. The non-ideality factor, η , is the only other parameter not accounted for and depends on the diode that is used for measurement. Because ΔV_{BE} is proportional to both η and T , the variations in η cannot be distinguished from variations in temperature. Because the non-ideality factor is not controlled by the temperature sensor, it will directly add to the inaccuracy of the sensor. For the Intel processor on 65 nm process, Intel specifies a +4.06%/–0.897% variation in η from part to part when the processor diode is measured by a circuit that assumes diode equation, [Equation 4](#), as true. As an example, assume a temperature sensor has an accuracy specification of $\pm 1.0^\circ\text{C}$ at a temperature of 80°C (353 Kelvin) and the processor diode has a non-ideality variation of +1.19%/–0.27%. The resulting system accuracy of the processor temperature being sensed will be:

$$T_{ACC} = +1.0^\circ\text{C} + (+4.06\% \text{ of } 353 \text{ K}) = +15.3^\circ\text{C}$$

and

$$T_{ACC} = -1.0^\circ\text{C} + (-0.89\% \text{ of } 353 \text{ K}) = -4.1^\circ\text{C}$$

The next error term to be discussed is that due to the series resistance of the thermal diode and printed-circuit board traces. The thermal diode series resistance is specified on most processor data sheets. For the MMBT3904 transistor, this is specified at 0Ω typical. The LM95214 accommodates the typical series resistance of a circuit with the offset register compensation. The error that is not accounted for is the spread of the thermal diodes series resistance. If a circuit has a series resistance spread that is 2.79Ω to 6.24Ω or $4.515 \Omega \pm 1.73 \Omega$, the 4.515Ω can be cancelled out with the offset register setting. The $\pm 1.73 \Omega$ spread cannot be cancelled out. The equation to calculate the temperature error due to series resistance (T_{ER}) for the LM95214 is simply:

$$T_{ER} = \left(0.62 \frac{^\circ\text{C}}{\Omega}\right) \times R_{PCB} \quad (6)$$

Solving [Equation 6](#) for R_{PCB} equal to $\pm 1.73 \Omega$ results in the additional error due to the spread in the series resistance of $\pm 1.07^\circ\text{C}$. The bulk of the error caused by the 4.515Ω will cause a positive offset in the temperature reading of 2.79°C , which can be cancelled out by setting the offset register to -2.75°C . The spread in error cannot be canceled out, as it would require measuring each individual thermal diode device. This is quite difficult and impractical in a large volume production environment.

Diode Non-Ideality (continued)

[Equation 6](#) can also be used to calculate the additional error caused by series resistance on the printed circuit board. Because the variation of the PCB series resistance is minimal, the bulk of the error term is always positive and can simply be cancelled out by subtracting it from the output readings of the LM95214.

PROCESSOR FAMILY	DIODE EQUATION η_D , non-ideality			SERIES R, Ω
	MIN	TYP	MAX	
Pentium III CPUID 67h	1	1.0065	1.0125	
Pentium III CPUID 68h/PGA370Socket/ Celeron	1.0057	1.008	1.0125	
Pentium 4, 423 pin	0.9933	1.0045	1.0368	
Pentium 4, 478 pin	0.9933	1.0045	1.0368	
Pentium 4 on 0.13 micron process, 2 - 3.06 GHz	1.0011	1.0021	1.0030	3.64
Pentium 4 on 90 nm process	1.0083	1.011	1.023	3.33
Intel Processor on 65 nm process	1.000	1.009	1.050	4.52
Pentium M (Centrino)	1.00151	1.00220	1.00289	3.06
MMBT3904		1.003		
AMD Athlon MP model 6	1.002	1.008	1.016	
AMD Athlon 64	1.008	1.008	1.096	
AMD Opteron	1.008	1.008	1.096	
AMD Sempron		1.00261		0.93

9.3.3 Compensating for Different Non-Ideality

To compensate for the errors introduced by non-ideality, the temperature sensor is calibrated for a particular processor. Texas Instruments temperature sensors are always calibrated to the typical non-ideality and series resistance of a given transistor type. The LM95214 is calibrated for the non-ideality factor and series resistance values of the MMBT3904 transistor without the requirement for additional trims. When a temperature sensor calibrated for a particular thermal diode type is used with a different thermal diode type, additional errors are introduced.

Temperature errors associated with non-ideality of different processor types may be reduced in a specific temperature range of concern through use of software calibration. Typical Non-ideality specification differences cause a gain variation of the transfer function, therefore the center of the temperature range of interest must be the target temperature for calibration purposes. The [Equation 7](#) can be used to calculate the temperature correction factor (T_{CF}) required to compensate for a target non-ideality differing from that supported by the LM95214.

$$T_{CF} = \left(\frac{\eta_S - \eta_{PROCESSOR}}{\eta_S} \right) \times (T_{CR} + 273K)$$

where

- η_S = LM95214 non-ideality for accuracy specification
- $\eta_{PROCESSOR}$ = Processor thermal diode typical non-ideality
- T_{CR} = center of the temperature range of interest in °C

(7)

The correction factor must be directly added to the temperature reading produced by the LM95214. For example when using the LM95214, with the 3904 mode selected, to measure a AMD Athlon processor, with a typical non-ideality of 1.008, for a temperature range of 60°C to 100°C the correction factor would calculate to:

$$T_{CF} = \left(\frac{1.003 - 1.008}{1.003} \right) \cdot (80 + 273) = -1.75^\circ\text{C}$$

(8)

Therefore, 1.75°C must be subtracted from the temperature readings of the LM95214 to compensate for the differing typical non-ideality target.

10 Power Supply Recommendations

The LM95214 operates on a power-supply range from 3.0 V to 3.6 V. A power-supply bypass capacitor is required, which must be placed as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 100 nF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

11 Layout

11.1 Layout Guidelines

In a noisy environment, such as a processor mother board, layout considerations are very critical. Noise induced on traces running between the remote temperature diode sensor and the LM95214 can cause temperature conversion errors. Keep in mind that the signal level the LM95214 is trying to measure is in microvolts. The following guidelines must be followed:

1. V_{DD} must be bypassed with a 0.1- μ F capacitor in parallel with 100 pF. The 100-pF capacitor must be placed as close as possible to the power supply pin. A bulk capacitance of approximately 10 μ F must be in the near vicinity of the LM95214.
2. Ti recommends the use of a 100-pF diode bypass capacitor to filter high-frequency noise, but it may not be necessary. Make sure the traces to the 100-pF capacitor are matched. Place the filter capacitors close to the LM95214 pins.
3. Ideally, the LM95214 must be placed within 10 cm of the Processor diode pins with the traces being as straight, short and identical as possible. Trace resistance of 1 Ω can cause as much as 0.62°C of error. This error can be compensated by using simple software offset compensation.
4. Diode traces must be surrounded by a GND guard ring to either side, above and below if possible. This GND guard must not be between the D+ and D– lines. In the event that noise does couple to the diode lines it would be ideal if it is coupled common mode. That is equally to the D+ and D– lines.
5. Avoid routing diode traces in close proximity to power supply switching or filtering inductors.
6. Avoid running diode traces close to or parallel to high-speed digital and bus lines. Diode traces must be kept at least 2 cm apart from the high-speed digital traces.
7. If it is necessary to cross high-speed digital traces, the diode traces and the high-speed digital traces must cross at a 90 degree angle.
8. The ideal place to connect the LM95214's GND pin is as close as possible to the Processors GND associated with the sense diode.
9. Leakage current between D+ and GND and between D+ and D– must be kept to a minimum. Thirteen nano-amperes of leakage can cause as much as 0.2°C of error in the diode temperature reading. Keeping the printed-circuit board as clean as possible will minimize leakage current.

Noise coupling into the digital lines greater than 400 mVp-p (typical hysteresis) and undershoot less than 500 mV below GND, may prevent successful SMBus communication with the LM95214. SMBus no acknowledge is the most common symptom, causing unnecessary traffic on the bus. Although the SMBus maximum frequency of communication is rather low (100 kHz maximum), care still needs to be taken to ensure proper termination within a system with multiple parts on the bus and long printed-circuit board traces. An RC lowpass filter with a 3-dB corner frequency of about 40 MHz is included on the LM95214's SMBCLK input. Additional resistance can be added in series with the SMBDAT and SMBCLK lines to further help filter noise and ringing. Minimize noise coupling by keeping digital traces out of switching power supply areas as well as ensuring that digital lines containing high-speed data communications cross at right angles to the SMBDAT and SMBCLK lines.

11.2 Layout Example




Figure 27. Ideal Diode Trace Layout

12 デバイスおよびドキュメントのサポート

12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM95214CISDX/NOPB	ACTIVE	WSO	NHL	14	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 140	95214CI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM95214CISDX/NOPB	WSO	NHL	14	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM95214CISDX/NOPB	WSON	NHL	14	4500	367.0	367.0	35.0

NHL0014B



RECOMMENDED LAND PATTERN

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY



SDA14B (Rev A)

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated