









DLP3021-Q1 JAJSIR2C – MARCH 2020 – REVISED MARCH 2023

DLP3021-Q1 0.3 インチ WVGA 車載用 DMD

1 特長

- 車載アプリケーション向けに認定済み:
 - DMD アレイの動作温度範囲:-40°C~105°C
- 対角 0.3 インチのマイクロミラー・アレイ
 - マイクロミラー・ピッチ:7.6µm
 - マイクロミラー傾斜角:±12°(フラット状態に対して)
 - 側面照明のシステム・サイズの低減
- WVGA (864 × 480) の入力解像度
- 偏光無依存の空間光変調器
- LED またはレーザー光源と互換
- 低消費電力:255mW (最大値)
- 動作温度範囲:-40℃~105℃
- 気密パッケージ
- JTAG バウンダリ・スキャンによりインシステム検証が可能
- DLPC120-Q1 車載用 DMD コントローラと互換
- 80MHz DDR DMD インターフェイス

2 アプリケーション

• 車載用スモールランプ


3 概要

DLP3021-Q1 車載用 DMD は、動的コンテンツを表示す る機能を搭載した地面のプロジェクションなど、車載用とし て車外のランプの制御およびディスプレイ・アプリケーショ ンを主な対象としています。地面のプロジェクションにより、 後退時やドア開放の警告などの車両と歩行者の間 (V2P) の通信を促進するとともに、車両の通信システムと車両の パーソナライズされたオプションを統合することができま す。DLP3021-Q1 チップセット採用のプロジェクタは、小 型フォーム・ファクタで低消費電力動作であるため、多くの プロジェクション・アプリケーションをサポートできます。 サイ ド・ミラー、ドア・パネル、テール・ライト、フロント・グリルなど を含め、自動車のさまざまな場所に配置できます。このチ ップセットは LED またはレーザーとの組み合わせにより、 125% を超える NTSC 色範囲を持つ非常に飽和度の高 い色を作成でき、RGB または白色の光源と組み合わせて 使用できます。DLP3021-Q1 車載用 DMD の駆動に DLP® 製品 FPGA 構成を使用することで、フォーム・ファ クタを低減し、車両への統合を容易にします。 DLPC120-Q1 車載用 DMD コントローラは、24 ビット RGB ビデオ入 カのサポートにより、DLP3021-Q1 車載用 DMD の駆動 にも使用でき、コンテンツのフレキシビリティを高めることが できます。

デバイス情報

	7 / / / / / /	TIA
部品番号(1)	パッケージ	本体サイズ (公称)
DLP3021-Q1	FQR (64)	8.55mm × 16.80mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



DLP3021-Q1 システム・ブロック図



Table of Contents

Ia	DIE OI	Contents	
1 特長	1	7.5 DMD Image Performance Specification	23
2 アプリケーション		7.6 Micromirror Array Temperature Calculation	23
3 概要		7.7 Micromirror Landed-On/Landed-Off Duty Cycle	25
4 Revision History		8 Application and Implementation	26
5 Pin Configuration and Functions		8.1 Application Information	26
S Specifications		8.2 Typical Application	
6.1 Absolute Maximum Ratings		8.3 Application Mission Profile Consideration	
6.2 Storage Conditions		9 Power Supply Recommendations	
6.3 ESD Ratings		9.1 Power Supply Sequencing Requirements	
6.4 Recommended Operating Conditions		10 Layout	
6.5 Thermal Information		10.1 Layout Guidelines	
6.6 Electrical Characteristics	8	10.2 Temperature Diode Pins	
6.7 Timing Requirements	9	11 Device and Documentation Support	
6.8 Switching Characteristics	14	11.1 Device Support	
6.9 System Mounting Interface Loads	14	11.2 Documentation Support	
6.10 Physical Characteristics of the Micromirror Arr	ay 15	11.3 ドキュメントの更新通知を受け取る方法	
6.11 Micromirror Array Optical Characteristics	16	11.4 サポート・リソース	
6.12 Window Characteristics	17	11.5 Trademarks	32
6.13 Chipset Component Usage Specification	17	11.6 静電気放電に関する注意事項	
7 Detailed Description		11.7 Device Handling	32
7.1 Overview	18	11.8 用語集	
7.2 Functional Block Diagram	18	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	32
7.4 System Optical Considerations	23		
4 Revision History			
資料番号末尾の英字は改訂を表しています。その問	收訂履歴	は英語版に準じています。	
Changes from Revision B (March 2022) to Re	evision (C (March 2023)	Page
・ 車載認定機能の箇条書き項目を追加			1

Changes from Revision A (May 2020) to Revision B (March 2022) **Page** このドキュメントは、最新のテキサス・インスツルメンツおよび業界データシート標準に準拠して更新されます。...........1 Deleted the environmental characteristic row *T_C* Case Temperature Measured at TP1 Temperature Cycle Changes from Revision * (March 2020) to Revision A (May 2020)

Product Folder Links: DLP3021-Q1

Page

デバイス・ステータスを「事前情報」から「量産データ」に変更......1



5 Pin Configuration and Functions




図 5-1. FQR Package, 64-Pin LGA (Bottom View)



表 5-1. Pin Functions

P	IN	表 5-1. Pin Fu			
NAME	NO.	TYPE	DESCRIPTION		
DATA(0)	A2				
DATA(1)	A4				
DATA(2)	B2				
DATA(3)	В3				
DATA(4)	B5				
DATA(5)	C2				
DATA(6)	C3				
DATA(7)	B4		Data bus. Synchronous to rising edge and falling edge of DCLK.		
DATA(8)	C5				
DATA(9)	D2				
DATA(10)	D3				
DATA(11)	D4				
DATA(12)	D5				
DATA(13)	E2				
DATA(14)	F5	LVCMOS immed			
DCLK	F4	LVCMOS input	Data clock.		
LOADB	F3		Parallel latch load enable. Synchronous to rising edge and falling edge of DCLK.		
SCTRL	E4		Serial control (sync). Synchronous to rising edge and falling edge of DCLK.		
TRC	F2		Toggle rate control. Synchronous to rising edge and falling edge of DCLK.		
DAD_BUS	B15		Reset control serial bus. Synchronous to rising edge of SAC_CLK.		
RESET_OEZ	C15		Active low. Output enable signal for internal reset driver circuitry.		
RESET_STROBE	B13		Rising edge on RESET_STROBE latches in the control signals.		
SAC_BUS	A15		Stepped address control serial bus. Synchronous to rising edge of SAC_CLK.		
SAC_CLK	A14		Stepped address control clock.		
TCK	F15		JTAG clock.		
TDI	E13		JTAG data input. Synchronous to rising edge of TCK. Bond pad connects to internal pull up resistor.		
TDO	G15	LVCMOS output	JTAG data output. Synchronous to falling edge of TCK. Tri-state failsafe output buffer.		
TMS	G14	LVCMOS input	JTAG mode select. Synchronous to rising edge of TCK. Bond pad connects to internal pull up resistor.		
TEMP_MINUS	G13	Analog input	temperature measurements of DMD die.		
TEMP_PLUS	G2	Analog input			
V _{BIAS}	D15		Power supply for positive bias level of mirror reset signal.		
V _{CC}	A5, B12, C14, D12, F13, G3	Power	Power supply for low voltage CMOS logic. Power supply for normal high voltage at mirror address electrodes. Power supply for offset level of mirror reset signal during power down.		

English Data Sheet: DLPS183



表 5-1. Pin Functions (continued)

F	PIN	TYPE	DESCRIPTION		
NAME NO.		IIPE	DESCRIPTION		
V _{OFFSET}	E14		Power supply for high voltage CMOS logic. Power supply for stepped high voltage at mirror address electrodes. Power supply for offset level of mirror reset signal.		
V _{REF}	E15	E15 Power supply for low voltage CMOS DDR interface			
V _{RESET}	D14	Power	Power supply for negative reset level of mirror reset signal.		
V _{SS}	A3, A13, B14, C4, C12, C13, D13, E3, E5, E12, F12, F14, G4, G12		Common return for all power.		
RESERVED	A1, A12, A16,B1, B16, F1, F16, G1, G5, G16	Reserved	Do not connect.		

English Data Sheet: DLPS183



6 Specifications

6.1 Absolute Maximum Ratings

See (2)

		MIN	MAX	UNIT
SUPPLY VOLTAGE ⁽¹⁾				
V _{REF}	LVCMOS logic supply voltage	-0.5	4	V
V _{CC}	LVCMOS logic supply voltage	-0.5	4	V
V _{OFFSET}	Mirror electrode and HVCMOS voltage	-0.5	8.75	V
V _{BIAS}	Mirror electrode voltage	-0.5	17	V
V _{BIAS} – V _{OFFSET}	Supply voltage delta ⁽³⁾		8.75	V
V _{RESET}	Mirror electrode voltage	-11	0.5	V
Input voltage: other inputs		-0.5	V _{REF} + 0.3	V
f _{DCLK}	Clock frequency	60	82	MHz
I _{TEMP_DIODE}	Temperature diode current		500	μΑ
ENVIRONMENTAL		<u>'</u>		
T _{ARRAY}	Operating DMD array temperature ⁽⁴⁾	-40	105	°C

- (1) All voltage values are with respect to the ground pins (V_{SS}).
- (2) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (3) To prevent excess current, the supply voltage delta $|V_{BIAS} V_{OFFSET}|$ must be less than or equal to 8.75 V.
- (4) See セクション 7.6 section.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system. The device is not designed to be exposed to corrosive environments.

		MIN	MAX	UNIT
T _{stg}	DMD storage temperature	-40	125	°C

6.3 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	All Pins	±2000	
		Charged-device model (CDM) per AEC Q100-011	All Pins	±750	V
		Charged-device model (CDM) per AEC Q100-011	Corner Pins ⁽²⁾	±750	

Product Folder Links: DLP3021-Q1

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) Corner pins are A1, G1, A16, and G16.



6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	RANGE					
V _{REF}	LVCMOS interface power supply voltage		1.65	1.8	1.95	V
V _{CC}	LVCMOS logic power supply voltage		2.25	2.5	2.75	V
V _{OFFSET}	Mirror electrode and HVCMOS voltage		8.25	8.5	8.75	V
V _{BIAS}	Mirror electrode voltage		15.5	16	16.5	V
V _{BIAS} – V _{OFFSET}	Supply voltage delta ⁽²⁾				8.75	V
V _{RESET}	Mirror electrode voltage		-9.5	-10	-10.5	V
V _P VT+	Positive going threshold voltage		0.4 × V _{REF}		0.7 × V _{REF}	V
V _N VT-	Negative going threshold voltage		0.3 × V _{REF}		0.6 × V _{REF}	V
V _H ΔVT	Hysteresis voltage (Vp – Vn)		0.1 × V _{REF}		0.4 × V _{REF}	V
I _{OH_TDO}	High level output current @ Voh = 2.25 V, TD	OO, Vcc = 2.25 V			-2	mA
I _{OL_TDO}	Low level output current @ Vol = 0.4 V, TDO	, Vcc = 2.25 V			2	mA
TEMPERATURE D	IODE		'			
I _{TEMP_DIODE}	Max current source into temperature diode ⁽⁴⁾)			120	μA
ENVIRONMENTAL			-			
T _{ARRAY} (5)	Operating DMD array temperature - steady s	tate ⁽¹⁾	-40		105	°C
ILL _{UV} (3)	Illumination, wavelength < 395 nm				2.0	mW/cm ²
ILL _{OVERFILL}	Illumination overfill maximum heat load in area shown in ⊠ 6-1 ⁽⁶⁾	T _{ARRAY} ≤ 75°C			26	2-10//2
ILL _{OVERFILL}	Illumination overfill maximum heat load in area shown in ⊠ 6-1 ⁽⁶⁾	T _{ARRAY} > 75°C			20	mW/mm ²

- (1) DMD active array temperature can be calculated as shown in セクション 7.6 section and assumes uniform illumination across the array.
- (2) To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than or equal to 8.75 V.
- (3) The maximum operation conditions for DMD array temperature and illumination UV shall not be implemented simultaneously.
- (4) Temperature diode is to assist in the calculation of the DMD array temperature during operation.
- (5) Operating profile information for device micromirror landed duty-cycle and temperature may be provided if requested.
- (6) The active area of the DLP3021-Q1 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to minimize light flux incident outside the active array. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation. Overfill illumination in excess of this specification may also impact thermal performance.






図 6-1. Illumination Overfill Diagram

6.5 Thermal Information

		DLP3021-Q1	
THERMAL METRIC ⁽¹⁾		FQR (LGA)	UNIT
		64 PINS	
Thermal resistance	Active area to test point 1 (TP1) ⁽¹⁾	7.0	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the transport 6.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)(2)

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT
V _{OH}	High level output voltage	VCC = 2.25 V	1.7			V
VOH	r light level output voltage	$I_{OH} = -8 \text{ mA}$	1.7			V
V _{OH2}	High level output voltage ⁽⁶⁾	VREF = 1.8 V	1.44			V
V OH2	Tilgit level output voltage	I _{OH} = -2 mA	1.44			V
V _{OL}	Low level output voltage	VCC = 2.75 V			0.4	V
V OL	Low level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V
V _{OL2}	Low level output voltage ⁽⁶⁾	VREF = 1.8 V		0.36	0.36	V
VOL2	Low level output voltage	I _{OL} = 2 mA			0.50	V
		VREF = 1.95 V	-10			
1	Output high impedance current	V _{OL} = 0 V	-10			μA
loz	Output high impedance current	VREF = 1.95 V			10	μΑ
		V _{OH} = VREF			10	
I	Low level input current ⁽³⁾	VREF = 1.95 V	– 5			^
I _{IL}	Low level input current	V _I = 0 V	_5			μA
1	High level input current ⁽³⁾	VREF = 1.95 V			6	^
IIH	riigirievei iriput currente	V _I = VREF				μA

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

6.6 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)(2)

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT
	Low level input current ⁽⁴⁾	VREF = 1.95 V	–785			μA
I _{IL2}	Low lever input current	V _I = 0 V	-/00			μΛ
	High level input current ⁽⁴⁾	VREF = 1.95 V			6	^
I _{IH2}	right level input current(*)	V _I = VREF			0	μA
1	Low level input current ⁽⁵⁾	VREF = 1.95 V	– 5			μA
I _{IL3}	Low lever input current	V _I = 0 V	- 5			μΑ
1	High level input current ⁽⁵⁾	VREF = 1.95 V			785	
I _{IH3}	night level input current.	V _I = VREF			765	μA
CURRENT						
I _{REF}	Current at V _{REF} = 1.95 V	f _{DCLK} = 80 MHz			2.80	mA
I _{cc}	Current at V _{CC} = 2.75 V	f _{DCLK} = 80 MHz			59.90	mA
I _{OFFSET}	Current at V _{OFFSET} = 8.75 V				2.93	mA
I _{BIAS}	Current at V _{BIAS} = 16.5 V				2.30	mA
I _{RESET}	Current at V _{RESET} = -10.5 V			,	-2.00	mA
POWER		1				
P _{REF}	Power at V _{REF} = 1.95 V	f _{DCLK} = 80 MHz			5.46	mW
P _{CC}	Power at V _{CC} = 2.75 V	f _{DCLK} = 80 MHz			164.73	mW
P _{OFFSET}	Power at V _{OFFSET} = 8.75 V				25.64	mW
P _{BIAS}	Power at V _{BIAS} = 16.5 V				37.95	mW
P _{RESET}	Power at V _{RESET} = -10.5 V				21.00	mW
P _{TOTAL}	Total power at nominal conditions	f _{DCLK} = 80 MHz			254.77	mW
CAPACITA	NCE					
C _{IN}	Input pin capacitance	f = 1 MHz			20	pF
C _A	Analog pin capacitance (TEMP_PLUS and TEMP_MINUS pins)	f = 1 MHz			65	pF
C _o	Output pin capacitance	f = 1 MHz			20	pF

- (1) All voltage values are with respect to the ground pins (V_{SS}).
- (2) Device electrical characteristics are over セクション 6.4 unless otherwise noted.
- (3) Specification is for LVCMOS input pins, which do not have pull up or pull down resistors. See セクション 5 section.
- (4) Specification is for LVCMOS input pins which do have pull up resistors (JTAG: TDI, TMS). See セクション 5 section.
- (5) Specification is for LVCMOS input pins which do have pull down resistors. See セクション 5 section.
- (6) Specification is for LVCMOS JTAG output pin TDO.

6.7 Timing Requirements

Over セクション 6.4 unless otherwise noted.

		MIN	NOM MAX	UNIT
DMD I	MIRROR AND SRAM CONTROL LOGIC SIGNALS			
t _{SU}	Setup time SAC_BUS low before SAC_CLK ↑	1.0		ns
t _H	Hold time SAC_BUS low after SAC_CLK ↑	1.0		ns
t _{SU}	Setup time DAD_BUS high before SAC_CLK ↑	1.0		ns
t _H	Hold time DAD_BUS after SAC_CLK ↑	1.0		ns
t _C	Cycle time SAC_CLK	12.5	16.67	ns
t _W	Pulse width 50% to 50% reference points: SAC_CLK high or low	5.0		ns
t _R	Rise time 20% to 80% reference points: SAC_CLK		2.5	ns
t _F	Fall time 80% to 20% reference points: SAC_CLK		2.5	ns




Over セクション 6.4 unless otherwise noted.

		MIN	NOM	MAX	UNIT
DMD D	ATA PATH AND LOGIC CONTROL SIGNALS				
t _{SU}	Setup time DATA(14:0) before DCLK ↑ or DCLK ↓	1.0			ns
t _H	Hold time DATA(14:0) after DCLK ↑ or DCLK ↓	1.0			ns
t _{SU}	Setup time SCTRL before DCLK ↑ or DCLK ↓	1.0			ns
t _H	Hold time SCTRL after DCLK ↑ or DCLK ↓	1.0			ns
t _{SU}	Setup time TRC before DCLK↑ or DCLK↓	1.0			ns
t _H	Hold time TRC after DCLK ↑ or DCLK ↓	1.0			ns
t _{su}	Setup time LOADB low before DCLK ↑	1.0			ns
t _H	Hold time LOADB low after DCLK ↓	1.0			ns
t _{su}	Setup time RESET_STROBE high before DCLK ↑	1.0			ns
t _H	Hold time RESET_STROBE after DCLK ↑	3.5			ns
t _C	Cycle time DCLK	12.5	-	16.67	ns
t _W	Pulse width 50% to 50% reference points: DCLK high or low	5.0			ns
t _W (L)	Pulse width 50% to 50% reference points: LOADB low	7.0			ns
t _W (H)	Pulse width 50% to 50% reference points: RESET_STROBE high	7.0			ns
t _R	Rise time 20% to 80% reference points: DCLK, DATA, SCTRL, TRC, LOADB			2.5	ns
t _F	Fall time 80% to 20% reference points: DCLK, DATA, SCTRL, TRC, LOADB			2.5	ns
JTAG E	SOUNDARY SCAN CONTROL LOGIC SIGNALS				
f _{TCK}	Clock frequency TCK			10	MHz
t _C	Cycle time TCK	100			ns
t _W	Pulse width 50% to 50% reference points: TCK high or low	10	-		ns
t _{SU}	Setup time TDI valid before TCK ↑	5			ns
t _H	Hold time TDI valid after TCK ↑	25			ns
t _{su}	Setup time TMS valid before TCK ↑	5			ns
t _H	Hold time TMS valid after TCK ↑	25			ns
t _R	Rise time 20% to 80% reference points: TCK, TDI, TMS			2.5	ns
t _R	Fall time 80% to 20% reference points: TCK, TDI, TMS			2.5	ns

Product Folder Links: DLP3021-Q1








図 6-2. DMD Mirror and SRAM Control Logic Timing Requirements







図 6-3. DMD Data Path and Control Logic Timing Requirements

English Data Sheet: DLPS183







図 6-4. JTAG Boundary Scan Control Logic Timing Requirements



6.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PD}	Output propagation, clock to Q (see 図 6-4)	C _L = 11 pF, from (Input) falling edge of TCK to (Output) TDO, see ☑ 6-4	3		25	ns



See セクション 7.3.1 section for more information.

図 6-5. Test Load Circuit for Output Propagation Measurement

6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Uniformly distributed within the Thermal Interface Area shown in ⊠ 6-6			70	N
Uniformly distributed within the Electrical Interface Area shown in ☒ 6-6			100	N




図 6-6. System Interface Loads

Product Folder Links: DLP3021-Q1

Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated



6.10 Physical Characteristics of the Micromirror Array

	PARAMETE	VALUE	UNIT	
N	Number of active columns	See 図 6-7	684	micromirrors
М	Number of active rows	See 図 6-7	608	micromirrors
ε	Micromirror (pixel) pitch – diagonal	See 図 6-8	7.6	μm
Р	Micromirror (pixel) pitch – horizontal and vertical	See 図 6-8	10.8	μm
	Micromirror active array width	P × M + P / 2; see 🗵 6-7	6.5718	mm
	Micromirror active array height	(P × N) / 2 + P / 2; see ⊠ 6-7	3.699	mm
	Micromirror active border	Pond of micromirror (POM) ⁽¹⁾	10	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.






図 6-7. Micromirror Array Physical Characteristics






図 6-8. Mirror (Pixel) Pitch

6.11 Micromirror Array Optical Characteristics

表 6-1. Optical Parameters

PARAMETER	MIN	NOM	MAX	UNIT
Micromirror tilt angle, landed (on-state or off-state) ⁽¹⁾ ,		12		٥
Micromirror tilt angle tolerance ⁽¹⁾ ,	-1		1	0
DMD efficiency, 420 nm – 680 nm ⁽²⁾		66%		

- (1) For some applications, it is critical to account for the micromirror tilt angle variation in the overall optical system design. With some optical system designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some optical system designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (2) DMD efficiency is measured photopically under the following conditions: 24° illumination angle, F/2.4 illumination and collection apertures, uniform source spectrum (halogen), uniform pupil illumination, the optical system is telecentric at the DMD, and the efficiency numbers are measured with 100% electronic mirror duty cycle and do not include system optical efficiency or overfill loss. Note that this number is measured under conditions described above and deviations from these specified conditions could result in a different efficiency value in a different optical system. The factors that can influence the DMD efficiency related to system application include: light source spectral distribution and diffraction efficiency at those wavelengths (especially with discrete light sources such as LEDs or lasers), and illumination and collection apertures (F/#) and diffraction efficiency. The interaction of these system factors as well as the DMD efficiency factors that are not system dependent are described in detail in DMD Optical Efficiency for Visible Wavelengths.

Product Folder Links: DLP3021-Q1



6.12 Window Characteristics

PARA	METER	MIN	NOM	MAX	UNIT
Window material designation	Corr	ning Eagle XG			
Window refractive index		1.5119			
Window aperture ⁽¹⁾			See (1)		

⁽¹⁾ See the package mechanical ICD for details regarding the size and location of the window aperture.

6.13 Chipset Component Usage Specification

The DLP3021-Q1 DMD is a component of a DLP® chipset including a DLP products controller. Reliable function and operation of the DMD requires that it be used in conjunction with a DLP products controller.

注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously




7 Detailed Description

7.1 Overview

The DLP3021-Q1 DMD has a resolution of 608×684 mirrors configured in a diamond format that results in an aspect ratio of 16:9 which creates an effective resolution of 864×480 square pixels. By configuring the pixels in a diamond format, the illumination input to the DMD enters from the side allowing for smaller mechanical packaging of the optical system.

7.2 Functional Block Diagram





7.3 Feature Description

To ensure reliable operation, the DLP3021-Q1 DMD must be used with a DLP products controller.

7.3.1 Micromirror Array

7.3.2 Double Data Rate (DDR) Interface

Each DMD micromirror and its associated SRAM memory cell is loaded with data from the DLP controller via the DDR interface (DATA(14:0), DCLK, LOADB, SCRTL, and TRC). These signals are low voltage CMOS nominally operating at 1.8-V level to reduce power and switching noise. This high speed data input to the DMD allows for a maximum update rate of the entire micromirror array to be nearly 5 kHz, enabling the creation of seamless digital images using Pulse Width Modulation (PWM).

7.3.3 Micromirror Switching Control

Once data is loaded onto the DMD, the mirrors switch position (+12° or -12°) based on the timing signal sent to the DMD Mirror and SRAM control logic. The DMD mirrors will be switched from OFF to ON or ON to OFF, or stay in the same position based on control signals DAD_BUS, RESET_STROBE, SAC_BUS, and SAC_CLK, which are coordinated with the data loading by the DLP controller. In general, the DLP controller loads the DMD SRAM memory cells over the DDR interface, and then commands to the micromirrors to switch position.

At power down, the DMD Mirrors are commanded by the DLP controller to move to a near flat (0°) position as shown in セクション 9. The flat state position of the DMD mirrors are referred to as the "Parked" state. To maintain long-term DMD reliability, the DMD must be properly "Parked" prior to every power down of the DMD power supplies.

7.3.4 DMD Voltage Supplies

7.3.5 Logic Reset

Reset of the DMD is required and controlled by the DLP products controller.

7.3.6 Temperature Sensing Diode

The DMD includes a temperature sensing diode designed to be used with the TMP411-Q1 temperature monitoring device. The DLP products controller may monitor the DMD array temperature via the TMP411-Q1 and temperature sense diode.

☑ 7-1 shows the typical connection between the DLP products controller, TMP411-Q1, and the DLP3021-Q1 DMD. The signals to the temperature sense diode are sensitive to system noise, and care should be taken in the routing and implementation of this circuit. See the *TMP411-Q1 data sheet* for detailed PCB layout recommendations.

English Data Sheet: DLPS183






図 7-1. Temperature Sense Diode Typical Circuit Configuration

It is recommended that the host controller manage parking of the DMD based on the allowable temperature specifications and temperature measurements.

7.3.6.1 Temperature Sense Diode Theory

A temperature sensing diode is based on the fundamental current and temperature characteristics of a transistor. The diode is formed by connecting the transistor base to the collector. Two different known currents flow through the diode and the resulting diode voltage is measured in each case. The difference in the base-emitter voltages is proportional to the absolute temperature of the transistor.

Refer to the *TMP411-Q1 data sheet* for detailed information about temperature diode theory and measurement.

Z 7-2 and
7-2 rough the diode.




図 7-2. Temperature Measurement Theory




図 7-3. Example of Delta VBE vs Temperature

Product Folder Links: DLP3021-Q1

7.3.7 DMD JTAG Interface

The DMD uses 4 standard JTAG signals for sending and receiving boundary scan test data. TCK is the test clock used to drive an IEEE 1149.1 TAP state machine and logic. TMS directs the next state of the TAP state machine. TDI is the scan data input and TDO is the scan data output.

The DMD does not support IEEE 1149.1 signals TRST (Test Logic Reset) and RTCK (Returned Test Clock). Boundary scan cells on the DMD are Observe-Only. To initiate the JTAG boundary scan operation on the DMD, a minimum of 6 TCK clock cycles are required after TMS is set to logic high.

Refer to **3** 7-4 for a JTAG system board routing example.




図 7-4. System Interface Connection to DLP Products Controller

The DMD Device ID can be read via the JTAG interface. The ID and 32-bit shift order is shown in 🗵 7-5.




図 7-5. DMD Device ID and 32-bit Shift Order

Refer to \boxtimes 7-6 for a JTAG boundary scan block diagram for the DMD. These show the pins and the scan order that are observed during the JTAG boundary scan.





図 7-6. JTAG Boundary Scan Path

Product Folder Links: DLP3021-Q1

Refer to 🗵 7-7 for a functional block diagram of the JTAG control logic.





T. ITAO Forestier al Diagle Diagnesse

図 7-7. JTAG Functional Block Diagram

7.4 System Optical Considerations

Optimizing system optical performance and image performance strongly relates to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.4.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block flat-state and stray light from passing through the projection lens. The mirror tilt angle defines DMD capability to separate the "On" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, contrast ratio can be reduced and objectionable artifacts in the image border and/or active area could occur.

7.4.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within two degrees of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the image border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.4.3 Illumination Overfill and Alignment

Overfill light illuminating the area outside the active array can create artifacts from the mechanical features and other surfaces that surround the active array. These artifacts may be visible in the projected image. The illumination optical system should be designed to minimize light flux incident outside the active array and on the window aperture. Depending on the particular system's optical architecture and assembly tolerances, this amount of overfill light on the area outside of the active array may still cause artifacts to be visible. Illumination light and overfill can also induce undesirable thermal conditions on the DMD, especially if illumination light impinges directly on the DMD window aperture or near the edge of the DMD window. Refer to セクション 6.4 for a specification on this maximum allowable heat load due to illumination overfill.

7.5 DMD Image Performance Specification

PARAMETER	MIN	NOM	MAX	UNIT	
Number of non-operational micromirrors ⁽¹⁾	Adjacent micromirrors			0	micromirrors
Number of non-operational microminors	Non-adjacent micromirrors			10	THICIOITIITOIS
Optical performance		See	セクション 7.4		

⁽¹⁾ A non-operational micromirror is defined as a micromirror that is unable to transition between the on-state and off-state positions.

7.6 Micromirror Array Temperature Calculation

Active array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load.

Relationship between array temperature and the reference ceramic temperature (thermocouple location TP1 in $\boxed{2}$ 7-8) is provided by the following equations.

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
(1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
 (2)

Product Folder Links: DLP3021-Q1

where

T_{ARRAY} = computed DMD array temperature (°C)



- T_{CERAMIC} = measured ceramic temperature (TP1 location in 図 7-8) (°C)
- R_{ARRAY-TO-CERAMIC} = DMD package thermal resistance from array to TP1 (°C/watt) (see セクション 6.5)
- Q_{ARRAY} = total power, electrical plus absorbed, on the DMD array (watts)
- Q_{ELECTRICAL} = nominal electrical power dissipation by the DMD (watts)
- $Q_{ILLUMINATION} = (C_{L2W} \times S_L)$
- C_{L2W} = conversion constant for screen lumens to power on the DMD (watts/lumen)
- S_I = measured screen lumens (lm)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies.

Absorbed power from the illumination source is variable and depends on the operating state of the mirrors and the intensity of the light source.

Equations shown previous are valid for a 1-Chip DMD system with total projection efficiency from DMD to the screen of 87%.

The constant C_{L2W} is based on the DMD array characteristics. It assumes a spectral efficiency of 300 lumens/watt for the projected light and illumination distribution of 83.7% on the active array, and 16.3% on the array border.

Sample calculation:

- $S_1 = 50 \text{ Im}$
- $C_{1.2W} = 0.00293 \text{ W/lm}$
- Q_{ELECTRICAL} = 0.162 W
- R_{ARRAY-TO-CERAMIC} = 7.0°C/W
- T_{CERAMIC} = 55°C

$$Q_{ARRAY} = 0.162 \text{ W} + (0.00293 \times 50 \text{ lm}) = 0.309 \text{ W}$$
 (3)

$$T_{ARRAY} = 55^{\circ}C + (0.309 \text{ W} \times 7.0^{\circ}C/\text{W}) = 57.2^{\circ}C$$
 (4)

Product Folder Links: DLP3021-Q1






図 7-8. Thermocouple Location

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, assuming a fully-saturated white pixel, a landed duty cycle of 90/10 indicates that the referenced pixel is in the ON state 90% of the time (and in the OFF state 10% of the time), whereas 10/90 would indicate that the pixel is in the OFF state 90% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

8 Application and Implementation

注


以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The DLP3021-Q1 DMD was designed to be used in automotive applications such as dynamic ground projection. The information shown in this section describes the dynamic ground projection application.

8.2 Typical Application

The DLP3021-Q1 DMD combined with a DLP products controller are the primary devices that make up the reference design for a dynamic ground projection system as shown in the block diagram № 8-1.



☑ 8-1. Dynamic Ground Projection Reference Design Block Diagram

In this architecture, video content is compressed and stored in external flash memory. Low speed SPI commands are sent from a microcontroller or other processor to the DLP products controller to indicate what video content to read from external memory. Storing the video content in memory removes the need for a high speed video interface to the module which improves compatibility with typical vehicle infrastructures. It also decreases overall system size and cost by removing graphics generation and interfaces. The controller decompresses each bit plane of the video data (608×684 resolution) and displays them on the DMD in rapid succession to create the full video image. Due to the diamond format of the DMD pixels, the output image has an effective resolution of 864×480 . The controller synchronizes the DMD bit plane data with the RGB enable timing for the LED color controller and driver circuit.

The controller may connect to a TMP411-Q1 to measure the DLP3021-Q1 temperature using the built-in temperature sensing diode.

Copyright © 2023 Texas Instruments Incorporated



The controller combined with the DLP3021-Q1 may be used in RGB LED or laser illumination systems, or in single-color systems as shown in \boxtimes 8-2.




図 8-2. Dynamic Ground Projection Reference Design Block Diagram - Single Color

8.3 Application Mission Profile Consideration

Each application is anticipated to have different mission profiles, or number of operating hours at different temperatures. To assist in evaluation, the automotive DMD reliability lifetime estimates Application Report may be provided. See the TI Application team for more information.



9 Power Supply Recommendations

9.1 Power Supply Sequencing Requirements

V_{BIAS}, V_{CC}, V_{OFFSET}, V_{REF}, V_{RESET}, V_{SS} are required to operate the DMD.

注意

- For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power up and power down procedures may affect device reliability.
- The V_{CC}, V_{REF}, V_{OFFSET}, V_{BIAS}, and V_{RESET} power supplies have to be coordinated during power up and power down operations. Failure to meet any of the following requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to ☑ 9-1. V_{SS} must also be connected.

DMD Power Supply Power Up Procedure:

- During power up, V_{CC} and V_{REF} must always start and settle before V_{OFFSET}, V_{BIAS} and V_{RESET} voltages are applied to the DMD.
- During power up, V_{BIAS} does not have to start after V_{OFFSET}. However, it is a strict requirement that the delta between V_{BIAS} and V_{OFFSET} must be within ±8.75 V (refer to Note 1 for ⊠ 9-1).
- During power up, the DMD's LVCMOS input pins shall not be driven high until after V_{CC} and V_{REF} have settled at operating voltage.
- During power up, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and V_{BIAS}.
- Power supply slew rates during power up are flexible, provided that the transient voltage levels follow the requirements listed previously in セクション 6.4 and in 図 9-1.

DMD Power Supply Power Down Procedure

- V_{CC} and V_{REF} must be supplied until after V_{BIAS}, V_{RESET}, and V_{OFFSET} are discharged to within 4 V of ground.
- During power down it is not mandatory to stop driving V_{BIAS} prior to V_{OFFSET}, but it is a strict requirement that the delta between V_{BIAS} and V_{OFFSET} must be within ±8.75 V (refer to Note 1 for ⋈ 9-1).
- During power down, the DMD's LVCMOS input pins must be less than V_{REF} + 0.3 V.
- During power down, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and V_{BIAS}.
- Power supply slew rates during power down are flexible, provided that the transient voltage levels follow the requirements listed previously in セクション 6.4 and in 図 9-1.


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS183



9.1.1 Power Up and Power Down



A. ± 8.75 -V delta, Δ V, shall be considered the max operating delta between V_{BIAS} and V_{OFFSET} . Customers may find that the most reliable way to ensure this is to power V_{OFFSET} prior to V_{BIAS} during power up and to remove V_{BIAS} prior to V_{OFFSET} during power down.

図 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)



10 Layout

10.1 Layout Guidelines

Refer to the DMD controller and system management controller datasheets for specific PCB layout and routing guidelines. For specific DMD PCB guidelines, use the following:

- V_{CC} should have at least 1 × 2.2-μF and 4 × 0.1-μF capacitors evenly distributed among the 13 V_{CC} pins.
- A 0.1-μF, X7R rated capacitor should be placed near every pin for the V_{REF}, V_{BIAS}, V_{RSET}, and V_{OFF}.

10.2 Temperature Diode Pins

The DMD has an internal diode (PN junction) that is intended to be used with an external TI TMP411-Q1 temperature sensing IC. PCB traces from the DMD's temperature diode pins to the TMP411-Q1 are sensitive to noise. See the *TMP411-Q1 data sheet* for specific routing recommendations.

Product Folder Links: DLP3021-Q1

Avoid routing the temperature diodes signals near other traces to reduce coupling of noise onto these signals.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature




図 11-1. Part Number Description

11.1.2 Device Markings

The device marking is shown in 🗵 11-2. The marking will include both human-readable information and a 2-dimensional matrix code.

The human-readable information is described in \boxtimes 11-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number and lot trace code.




図 11-2. DMD Marking



11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TMP411-Q1 ±1°C Remote and Local Temperature Sensor With N-Factor and Series Resistance Correction data sheet
- Texas Instruments, DMD Optical Efficiency for Visible Wavelengths application report

11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.7 Device Handling

The DMD is an optical device so precautions should be taken to avoid damaging the glass window. Please see the DMD Handling application note for instructions on how to properly handle the DMD.

11.8 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DLP3021-Q1

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 22-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DLP3021FFQRQ1	ACTIVE	CLGA	FQR	54	126	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 105		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated