

TI Designs: TIDA-01375

EMC準拠の車載用日中走行灯および位置灯のリファレンス・デザイン




概要

この車載用リファレンス・デザインでは、日中走行灯(DRL)および位置灯用のソリューションについて詳しく説明します。車載用バッテリーから、このデザインに使用されるTPS92830-Q1リニアLEDコントローラへ直接電力を供給することで、設計者は両方の機能に同じLEDを使用できます。また、このリファレンス・デザインには優れたEMC (電磁環境適合性)特性、完全な保護、診断機能などの特長があります。

リソース

TIDA-01375
TPS92830-Q1

デザイン・フォルダ
プロダクト・フォルダ





特長

- 車載用バッテリー電源
- CISPR 25伝導性および放射性エミッションの標準に準拠し、ISO11452-4 BCIテストに合格
- デバイスの内部PWMジェネレータを使用して、DRLおよび位置灯を再利用可能
- LEDストリングの開路、グラウンドへの短絡、バッテリーへの短絡診断と、自動回復
- フォルト・バスを、1か所の障害で全体を不良とするか、障害の発生したチャンネルのみをオフにするか設定可能
- LEDの熱保護

アプリケーション

- 車載用日中走行灯
- 車載用位置灯



使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE(重要な注意事項)をご参照くださいますようお願いいたします。英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

1 System Description

Automotive DRLs and position lights often reuse the same LEDs with two levels of brightness. This reference design offers a dual-brightness solution for DRL and position light reuse applications using the integrated pulse-width modulation (PWM) generator of the TPS92830-Q1 controller. Using linear devices, this design has a satisfactory EMC performance that meets CISPR 25 Class-5 conducted emission and radiated emission standards and passes the ISO11452-4 bulk current injection (BCI) test.

This design provides protection to the LEDs and device from LED string short-to-ground and open-circuit faults with auto recovery. The LED open-circuit detection is disabled to avoid false diagnostics on an output channel resulting from a low supply voltage. By using different FAULT bus configurations, the designer can configure the system as one-fails-all-fail or only-failed-channel-off.

In the design, the LED strings are located on another board with a negative temperature coefficient (NTC) thermistor placed near the LEDs. The thermistor is used to protect the LEDs from overheating by reducing the output current when the detected temperature rises above the set point. Also, the LED current can be reduced when the input voltage is higher than 18 V to protect the MOSFETs from overheating.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATION
Input voltage range	9 V to 16 V
Output current (DRL)	300 mA/CH
Output current (position light)	300 mA/CH with 10% duty cycle
LED number	2s3p
LED type	LUW H9GP, OSRAM

2 System Overview

2.1 Block Diagram




図 1. TIDA-01375 Block Diagram

2.2 Highlighted Products


2.2.1 TPS92830-Q1

The TPS92830-Q1 device is an advanced automotive-grade, high-side, constant-current linear LED controller for delivering high current using external N-channel MOSFETs. The device has a full set of features for automotive applications. Each channel of the TPS92830-Q1 device sets the channel current independently by the sense resistor value. An internal precision constant-current regulation loop senses the channel current by the voltage across the sense resistor and controls the gate voltage of the N-channel MOSFET accordingly. The device also integrates a two-stage charge pump for low-dropout operation. The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. PWM dimming allows multiple sources for flexibility—internal PWM generator, external PWM inputs, or power-supply dimming. Various diagnostics and protection features specially designed for automotive applications help improve system robustness and ease of use. A one-fails—all-fail FAULT bus supports TPS92830-Q1 operation together with the TPS92630-Q1, TPS92638-Q1, and TPS9261x-Q1 family to fulfill various fault-handling requirements.

For more information on the TPS92830-Q1 device used in this reference design, refer to the product folder at www.ti.com.

2.3 System Design Theory

This reference design uses one TPS92830-Q1 linear LED controller to drive three white LED strings. The design offers a dual-brightness output for automotive DRL and position light applications. With a full set of features from TPS92830-Q1, the design can realize various functions with simple external circuits. [Figure 2](#) shows the schematic of the design. The following subsections provide details on the design process.



Copyright © 2017, Texas Instruments Incorporated

図 2. TIDA-01375 Schematic

2.3.1 Dual-Brightness Design

2.3.1.1 Dual-Brightness Concept

This design uses the same set of LEDs to illuminate both the DRL and position light. The LEDs can operate at two different brightness levels. One way to set the brightness level is through analog dimming, which means the LEDs always operate at a 100% duty cycle and the maximum current through the LEDs varies to the required level of brightness. However, note that differing levels of LED current may affect the LED color temperature. The other option is to use PWM dimming, which can achieve the desired dimming ratio with the same color temperature.

The TPS92830-Q1 device provides an integrated precision PWM generator for on-chip PWM dimming. An external RC circuit sets the duty cycle and frequency of the PWM signal, as the previous [Figure 2](#) shows. The device can flexibly switch between the internal PWM modulation mode and the 100% duty cycle mode by using the FD input. When the FD pin is high, the internal PWM generator is bypassed and the PWM inputs take complete control of the output.

In this design, when the DRL is connected to the battery, the FD is high. The LED strings work in DRL mode. The output is 300 mA per string at a 100% duty cycle. When the PL is connected to the battery, the FD is low. The LED strings work in position light mode. The output is at a 10% duty cycle and 400 Hz with an amplitude of 300 mA.

2.3.1.2 LED Current Design

The TPS92830-Q1 device has three independent constant-current-driving channels. Each channel sets the channel current with an external high-side current-sense resistor, $R_{(SNSx)}$. The channel current is set as $V_{(CS_REG)} / R_{(SNSx)}$. In this design, the current for each LED string is set at 300 mA, so the current-sense resistors can be calculated using [Equation 1](#):

$$R1 = R4 = R9 = \frac{V_{(CS_REG)}}{I_{(CH)}} = \frac{295}{300} = 0.983 \, \Omega \quad (1)$$

where,

- $V_{(CH_REG)}$ is the current-sense-resistor regulation voltage (typically 295 mV),
- $I_{(CH)}$ is the channel current.

Use three 1- Ω resistors for R1, R4, and R9.

2.3.1.3 PWM Generator Design

As the previous [2.3.1.1](#) describes, the designer must generate a 10% duty cycle and 400-Hz PWM output to implement a functional position light. The PWM generator uses reference current $2 \times I_{(IREF)}$ as the internal charge current, $I_{(PWMCHG)}$. The recommended value of reference resistor R8 in [Figure 2](#) is 8 k Ω . Select an 8.06-k Ω resistor in this design.

Use external resistor R17 and C15 to set the PWM cycle time and duty cycle as required (see [Equation 2](#) and [Equation 3](#)).

$$D_{(PL)} = \frac{\ln \left(\frac{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17} \right)}{\ln \left(\frac{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17} \right) + \ln \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right)} \quad (2)$$

$$f_{(PL)} = \frac{1}{R17 \times C15 \times \left[\ln \left(\frac{V_{(PWMCHG_th_falling)} - I_{(PWMCHG)} \times R17}{V_{(PWMCHG_th_rising)} - I_{(PWMCHG)} \times R17} \right) + \ln \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right) \right]} \quad (3)$$

R17 and C15 can be derived as follows in 式 4 and 式 5.

$$R17 = \frac{V_{(PWMCHG_th_falling)} \cdot \left(\frac{V_{(PWMCHG_th_falling)}}{V_{(PWMCHG_th_rising)}} \right)^{\frac{D_{(PL)}}{1-D_{(PL)}}} - V_{(PWMCHG_th_rising)}}{I_{(PWMCHG)} \left[\left(\frac{V_{(PWMCHG_th_falling)}}{V_{(PWMCHG_th_rising)}} \right)^{\frac{D_{(PL)}}{1-D_{(PL)}}} - 1 \right]} \quad (4)$$

$$C15 = \frac{1 - D_{(PL)}}{R17 \cdot f_{(PL)} \cdot \ln \left(\frac{V_{(PWMCHG_th_rising)}}{V_{(PWMCHG_th_falling)}} \right)} \quad (5)$$

where,

- $D_{(PL)} = 0.1$,
- $f_{(PL)} = 400$,
- $V_{(PWMCHG_th_rising)}$ is typically 1.48 V ⁽¹⁾,
- $V_{(PWMCHG_th_falling)}$ is typically 0.8 V ⁽¹⁾,
- $I_{(PWMCHG)}$ is typically 200 μ A ⁽¹⁾.

式 2 shows that the duty cycle is only dependent on R17 and has nothing to do with C15, so the capacitance variation of C15 has no impact on the precision of the duty cycle.

According to the calculation, use R17 = 55.6 k Ω , C15 = 68 nF in the design.

2.3.2 Charge Pump

The TPS92830-Q1 device uses a two-stage charge pump to generate the high-side gate-drive voltage, as 図 2 shows. The charge pump is a voltage tripler which uses external flying capacitors C7 and C10 and storage capacitor C12. The charge-pump voltage is high enough to support a wide selection of N-channel MOSFETs. The recommended capacitance for C7, C10, and C12 is 10 nF, 10 nF, and 150 nF.

2.3.3 Parallel MOSFETs Driving

The TPS92830-Q1 device uses external MOSFETs rather than integrated power transistors to dissipate heat, so that high current can be delivered. In this design, the selected MOSFET is the NVD3055-150 in the DPAK package. This particular MOSFET is unable to support 300 mA of current for each channel. This case calls for connecting two MOSFETs in parallel within the same channel to balance the heat dissipation (see 図 2).

The MOSFET primarily operates in the saturation region as a current-control device; therefore, its current output strongly depends on its threshold. When the MOSFETs are in parallel, a small threshold mismatch can lead to an imbalance of current distribution. TI recommends using a ballast resistor for each MOSFET to balance the current distribution among parallel MOSFETs by introducing negative feedback. In this design, use ballast resistors R2 = R3 = R6 = R7 = R15 = R16 = 1 Ω .


⁽¹⁾ Data sheet value; refer to the data sheet for a detailed calculation description.

To ensure control loop stability, the drive circuit requires sufficient gate-to-source capacitance (C_{GS}) on the MOSFETs. The recommended minimum total gate-to-source capacitance on the MOSFETs is 4 nF. For the NVD3055-150 MOSFET, TI recommends placing additional capacitors across the gate and source terminals because C_{GS} is smaller than 1 nF. Use $C2 = C3 = C8 = C9 = C13 = C14 = 4.7$ nF.


2.3.4 Fault Bus Configuration

The TPS92830-Q1 device provides advanced diagnostics and fault protection methods for this design. The device is able to detect and protect the system from LED output short-to-GND, LED output open-circuit, and device overtemperature scenarios.

The device also supports a FAULT bus for diagnostics output. The designer can configure the FAULT bus as one-fails–all-fail or only-failed-channel-off based on requirements and application conditions. Setting resistor R14 enables and disables the one-fails–all-fail function.

When R14 in  is removed, $\overline{\text{FAULT}}$ is floating. During normal operation, an internal pullup current source weakly pulls up the $\overline{\text{FAULT}}$ pin. If any fault scenario occurs, an internal pulldown current source strongly pulls the $\overline{\text{FAULT}}$ pin low. All outputs shut down for protection, which effectively realizes the one-fails–all-fail function. The faulty channel continually retries until the fault condition is removed. The designer can also connect the FAULT bus to an MCU for fault reporting.


If R14 is mounted, $\overline{\text{FAULT}}$ is externally pulled up. The one-fails–all-fail function is disabled and only the faulty channel is turned off. A 16-V Zener diode (D3) is used to prevent the $\overline{\text{FAULT}}$ pin from overvoltage because the recommended maximum operating voltage for the $\overline{\text{FAULT}}$ pin is 20 V.




Copyright © 2017, Texas Instruments Incorporated

図 3. FAULT Bus Configuration

2.3.5 DIAGEN, DERATE, and PWM Threshold Setting

 shows a schematic of the DIAGEN, DERATE, and PWM threshold setting.



Copyright © 2017, Texas Instruments Incorporated

図 4. DIAGEN, DERATE, and PWM Threshold Setting

2.3.5.1 DIAGEN Setting

When the input voltage is not high enough to keep the external N-channel MOSFET in the constant-current saturation region, the TPS92830-Q1 device works in low-dropout mode. In low-dropout mode, the LED open-circuit detection must be disabled through the DIAGEN input; if not, the dropout mode is treated as an LED open-circuit fault.

In this design, the LED open detection is enabled when $V_{IN} > 9$ V. Set the resistor divider R10 and R18 using 式 6:

$$K_{(RES_DIAGEN)} = \frac{R18}{R10 + R18} = \frac{V_{IH(DIAGEN, max)}}{9} \quad (6)$$

where,

- $V_{IH(DIAGEN, max)}$ is the maximum input logic-high voltage for the DIAGEN pin in the data sheet (1.255 V).

Set $R10 = 124$ k Ω and $R18 = 20$ k Ω .

2.3.5.2 DERATE Setting

The TPS92830-Q1 device has an integrated output-current derating function. The voltage across the sense resistor is reduced if the DERATE pin voltage ($V_{(DERATE)}$) increases, which also reduces the output current. 図 5 shows a representation of the output-current derating profile.

The current reduces when V_{IN} rises above the set level due to the connection of the external resistor divider R11 and R19, which is connected from V_{IN} to set the $V_{(DERATE)}$ voltage (see previous 図 4). Therefore, use the current derating function to limit power dissipation in external MOSFETs and prevent thermal damage at a high input voltage.




図 5. Output-Current Derating Profile

In this design, the output current is configured to be reduced when $V_{IN} > 18$ V with the output-current derating feature. The designer can set the resistor divider ratio using 式 7:

$$K_{(RES_DERATE)} = \frac{R19}{R11 + R19} = \frac{V_{(DERATE_FULL)}}{18} \quad (7)$$

where,

- $V_{(\text{DERATE_FULL})}$ is the full-range DERATE voltage in the data sheet (1.83 V).
Set R11 = 182 k Ω and R19 = 20 k Ω .

2.3.5.3 PWM Threshold Setting

With the wide range of battery voltages in modern automotive systems, one common requirement among car original equipment manufacturers (OEMs) is to turn off the LEDs when the battery voltage is below the minimal voltage threshold. In this design, the three channels are designed to be enabled when $V_{IN} > 6\text{ V}$. PWM1 – PWM3 are connected together with a resistor divider R12 and R20. The designer can set the resistor-divider ratio using 式 8:

$$K_{(RES_PWM)} = \frac{R20}{R12 + R20} = \frac{V_{IH(PWMx, \max)}}{6} \tag{8}$$

where,

- $V_{IH(PWMx, \max)}$ is the maximum input logic-high voltage for PWM in the data sheet (1.248 V).

Set $R12 = 75\text{ k}\Omega$ and $R20 = 20\text{ k}\Omega$.

2.3.6 LED Thermal Protection

Thermal is a concern when driving the DRL LEDs at high currents in an automotive environment. Take care at high temperatures so as to not exceed the LED operating temperature requirements. To prevent such an occurrence, the current going through the LEDs must be decreased when the LED temperature exceeds a thermal threshold to cool down the LEDs before they take any damage. Use the analog dimming function of the TPS92830-Q1 device to accomplish this task.

The TPS92830-Q1 device has a linear analog input pin ICTRL with an internal pullup current $I_{(ICTRL_pullup)}$, which is typically 0.985 mA from the data sheet. The voltage across the sense resistor and the output current is linearly reduced if the ICTRL voltage ($V_{(ICTRL)}$) decreases. 図 6 shows the analog dimming ratio versus the $V_{(ICTRL)}$ voltage.





図 6. Analog Dimming Ratio

ICTRL supports off-board thermistor connection. Place an NTC thermistor RT1 near the LED to monitor the temperature of the LED and connect it to the ICTRL pin (see [Figure 7](#)). With the resistance of the NTC thermistor decreasing as the temperature rises, $V_{(ICTRL)}$ decreases accordingly. When the temperature exceeds a desired point and $V_{(ICTRL)}$ decreases below the full-range ICTRL voltage, $V_{(ICTRL_FULL)}$, the output current will be reduced, after which it protects the LEDs from overheating and enhances LED reliability.




Copyright © 2017, Texas Instruments Incorporated

Figure 7. LED Board With NTC Thermistor

Selection of the thermistor depends on the required relationship of LED current versus temperature and the relationship between the LED junction temperature and the NTC thermistor temperature for a specific board. These factors are all application-specific, so the designer should select the thermistor based on the real application. Users can also disable the thermal protection feature by leaving the ICTRL pin floating.

3 Getting Started Hardware

The following steps outline the hardware setup:

1. Connect the LED board to the TIDA-01375 board with a five-wire cable assembly, as  8 shows.
2. Connect a 12-V DC power supply across terminals PL and GND to enable the position light function.
3. Connect a 12-V DC power supply across terminals DRL and GND to enable the DRL function.




図 8. TIDA-01375 With LED Daughter Board

4 Testing and Results

4.1 Operating Waveforms

With the supply voltage applied to the DRL input and position light input, the design operates at a 100% duty cycle and 10% duty cycle, respectively, and achieves two levels of brightness. 表 2 lists the system input currents tested under two different brightness levels. 図 9 and 図 10 show the input voltage and input current waveforms for DRL and position light function, respectively.

表 2. System Input Current

FUNCTION	BRIGHTNESS	INPUT VOLTAGE	INPUT AVERAGE CURRENT
DRL	100%	9 V	887 mA
		12 V	887 mA
		16 V	888 mA
Position light	10%	9 V	91 mA
		12 V	91 mA
		16 V	91 mA




図 9. DRL Function Waveform—CH1: Supply Voltage, CH4: Input Current




図 10. Position Light Function Waveform—CH1: Supply Voltage, CH4: Input Current

4.2 Thermal Results

図 11 and 図 12 show the infrared thermal images of the design when operating as a DRL and position light, respectively. The input voltage is 12 V. The ambient temperature is 25°C.




図 11. Thermal Image of DRL Function at 25°C, 12-V Input Voltage




図 12. Thermal Image of Position Light Function at 25°C, 12-V Input Voltage

4.3 EMC Test Results

This reference design is compliant with several EMC standards that are important for automotive applications. The design has been tested against the CISPR 25 conducted and radiated emissions standard and ISO11452-4 bulk current injection (BCI) standard at a qualified third-party facility. The following subsections provide the test results.

4.3.1 Conducted and Radiated Emissions Test

CISPR 25 is the automotive EMI standard that most OEMs reference for requirements. Both conducted and radiated emissions tests for this design were completed against CISPR 25 standards. The test was conducted at a 13.5-V input when operating in DRL function mode.

表 3 shows the summarized results of both the conducted and radiated portions of the tests across different operating points and test conditions. For the test setup, test equipment, limits, and detailed test results, see the official test report at [TIDA-01375](#).

表 3. Conducted and Radiated Emissions Test Results Summary

RADIATED EMISSION (ALSE METHOD)-CISPR25: 2008					
FREQUENCY BAND (MHz)	ANTENNA POLARIZATION	MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULTS DESCRIPTION
0.15 – 30	V	9 kHz	PK/QP/AV	CISPR25: 2008 Class 5	Meets requirement
30 – 200	V	120 kHz	PK/QP/AV		Meets requirement
	H	120 kHz	PK/QP/AV		Meets requirement
200 – 1000	V	120 kHz	PK/QP/AV		Meets requirement
	H	120 kHz	PK/QP/AV		Meets requirement
1000 – 2500	V	9/120 kHz	PK/AV		Meets requirement
	H	9/120 kHz	PK/AV		Meets requirement
CONDUCTED EMISSION (VOLTAGE MODE)-CISPR25: 2008					
FREQUENCY BAND (MHz)	SUPPLY LINE POLARITY	MEASUREMENT SYSTEM BANDWIDTH	DETECTION SCHEME	TEST LIMIT	TEST RESULTS DESCRIPTION
0.15 ≈ 108	Positive	9/120 kHz	PK/QP/AV	CISPR25: 2008 Class 5	Meets requirement
	Negative	9/120 kHz	PK/QP/AV		Meets requirement

4.3.2 BCI Test

The BCI test for this design was conducted against the ISO11452-4 standard and at a 13.5-V input when operating in DRL mode. 表 4 and 表 5 list the test requirement and acceptance criteria of the BCI test. 表 6 summarizes the test results. For the test setup, test equipment, limits, and detailed test results, see the official test report at [TIDA-01375](#).

表 4. BCI Test Requirement

BULK CURRENT INJECTION-ISO11452-4: 2011			
FREQUENCY (MHz)	FREQUENCY STEP SIZE (MHz)	DWELL TIME (sec)	TEST LEVEL (mA)
1 – 10	1	2	200
10 – 200	5	2	200
200 – 400	10	2	200

表 5. BCI Test Acceptance Criteria

WORKING MODE	MONITORING PARAMETERS	ACCEPTANCE	TEST LEVEL	STATUS
Mode 1	The brightness of light	No obvious phenomenon	200 mA	Class A

表 6. BCI Test Results Summary

FREQUENCY BAND (MHz)	INJECTION MODE	POSITION (mm)	MODULATION	TEST LEVEL	TEST RESULTS DESCRIPTION
1 – 400	CBCI	150	CW	200 mA	No obvious phenomenon
			AM		No obvious phenomenon
		450	CW		No obvious phenomenon
			AM		No obvious phenomenon
		750	CW		No obvious phenomenon
			AM		No obvious phenomenon

5 Design Files

5.1 Schematics

To download the schematics, see the design files at [TIDA-01375](#).

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01375](#).

5.3 PCB Layout Recommendations

This design relies on external MOSFETs to dissipate heat. The thermal performance of the design is highly dependent on the cooling conditions of the MOSFETs and LEDs. A good printed-circuit board (PCB) design can optimize heat transfer, which is essential for long-term reliability. Consider the following PCB layout recommendations:

- Increase copper thickness or use metal-based boards if possible. Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. Place thermal vias on the thermal dissipation area to further improve the thermal dissipation capability.
- The current path starts from IN through the sense-resistors, MOSFETs, and LEDs to GND. Wide traces are helpful to reduce parasitic resistance along the current path.
- Place capacitors, especially charge pump capacitors, close to the device to make the current path as short as possible.

5.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01375](#).

5.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01375](#).

5.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01375](#).

5.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01375](#).

6 Related Documentation

1. CISPR 25, Edition 3.0, 2008-03, *Vehicles, Boats and Internal Combustion Engines – Radio Disturbance Characteristics – Limits and Methods of Measurement for the Protection of On-Board Receivers*
2. ISO11452-4, Edition 4, 2011-12, *Road vehicles — Component test methods for electrical disturbances from narrowband radiated electromagnetic energy — Part 4: Harness excitation methods*
3. Texas Instruments, [TPS92830-Q1 3-Channel High-Current Linear LED Controller](#)

6.1 商標

All trademarks are the property of their respective owners.

TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任がお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的で、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または黙示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジーまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものでもありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、あるいはTIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的にかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、続発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する黙示的保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁護または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際の、直接的、特別、付随的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知らされていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかったために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(<http://www.ti.com/sc/docs/stdterms.htm>)、評価モジュール、およびサンプル(<http://www.ti.com/sc/docs/sampterm.htm>)についてのTIの標準条項が含まれますが、これらに限られません。