

User's Guide SBAU270–July 2016

ADS8920BEVM-PDK

This user's guide describes the characteristics, operation, and use of the ADS8920B evaluation module (EVM) performance demonstration kit (PDK). This kit is an evaluation platform for the ADS8920B, which is an 16-bit, 1-MSPS, fully-differential input, successive approximation register (SAR) analog-to-digital converter (ADC) that features an enhanced serial multiSPI® digital interface. The EVM-PDK eases the evaluation of the ADS8920B device with hardware, software, and computer connectivity through the universal serial bus (USB) interface. This user's guide includes complete circuit descriptions, schematic diagrams, and a bill of materials.



The following related documents are available through the Texas Instruments web site at www.ti.com.

| Device | Literature Number |
|-----------|-------------------|
| ADS8920B | SBAS729 |
| OPA625 | SBOS688 |
| OPA376 | SBOS406 |
| OPA378 | SBOS417 |
| REF5050 | SBOS410 |
| TPS7A4700 | SBVS204 |

Related Documentation

multiSPI is a registered trademark of Texas Instruments. Microsoft, Windows are registered trademarks of Microsoft Corporation. LabVIEW is a trademark of National Instruments. All other trademarks are the property of their respective owners.

1



Contents

| 1 | Overv | ew | . 4 |
|---|---------|--|------------------|
| | 1.1 | ADS8920BEVM-PDK Features | . 4 |
| | 1.2 | ADS8920BEVM Features | . 4 |
| 2 | Analog | y Interface | . <mark>5</mark> |
| | 2.1 | Connectors for Differential Signal Source | . 5 |
| | 2.2 | ADC Differential Input Signal Driver | . 5 |
| | 2.3 | Onboard ADC Reference | . 8 |
| 3 | Digital | Interfaces | . 8 |
| | 3.1 | multiSPI® for ADC Digital IO | . 8 |
| 4 | Power | Supplies | . 9 |
| 5 | ADS8 | 920BEVM-PDK Initial Setup | . 9 |
| | 5.1 | Default Jumper Settings | . 9 |
| | 5.2 | EVM Graphical User Interface (GUI) Software Installation | . 9 |
| 6 | ADS8 | 920BEVM-PDK Operation | 13 |
| | 6.1 | EVM GUI Global Settings for ADC Control | 15 |
| | 6.2 | Register Map Configuration Tool | 17 |
| | 6.3 | Time Domain Display Tool | 18 |
| | 6.4 | Spectral Analysis Tool | 19 |
| | 6.5 | Histogram Tool | 21 |
| | 6.6 | Linearity Analysis Tool | |
| | 6.7 | Reference Settling Analysis | 23 |
| 7 | Bill of | Materials, PCB Layout, and Schematics | 25 |
| | 7.1 | Bill of Materials | 25 |
| | 7.2 | PCB Layout | 28 |
| | 7.3 | Schematics | 31 |
| | | | |

List of Figures

| 1 | OPA625 Differential Input Driving Path | . 6 |
|----|---|-----|
| 2 | Common-Mode Selection Jumpers | . 7 |
| 3 | ADS8920B Software Installation Prompts | 10 |
| 4 | Device Driver Installation Wizard Prompts | 10 |
| 5 | LabVIEW Run-Time Engine Installation | 11 |
| 6 | ADS8920BEVM Folder Post-Installation | 12 |
| 7 | EVM-PDK Hardware Setup and LED Indicators | 13 |
| 8 | Launch the EVM GUI Software | 14 |
| 9 | EVM GUI Global Input Parameters | 15 |
| 10 | Register Map Configuration | 17 |
| 11 | Time Domain Display Tool Options | 18 |
| 12 | Spectral Analysis Tool | 20 |
| 13 | Histogram Analysis Tool | 21 |
| 14 | Linearity Analysis Tool | 23 |
| 15 | Reference Settling Tool | 24 |
| 16 | ADS8920BEVM PCB Layer 1: Top Layer | 28 |
| 17 | ADS8920BEVM PCB Layer 2: GND Plane | 29 |
| 18 | ADS8920BEVM PCB Layer 3: Power Planes | 30 |
| 19 | ADS8920BEVM PCB Layer 4: Bottom Layer | 31 |
| 20 | Schematic Diagram (Page 1) of the ADS8920BEVM PCB | 32 |
| 21 | Schematic Diagram (Page 2) of the ADS8920BEVM PCB | 33 |
| 22 | Schematic Diagram (Page 3) of the ADS8920BEVM PCB | 34 |
| | | |

List of Tables

2



| J7 and J3 SMA Connectors Description | . 5 |
|---|--|
| | |
| J1 and J2 Configuration per Input Common-Mode | . 7 |
| External Source Requirements for Evaluation of the ADS8920B | 19 |
| External Source Requirements for ADS8920B Evaluation | 22 |
| ADS8920BEVM Bill of Materials | 25 |
| | J7 and J3 SMA Connectors Description J4 and J6 Headers Description J1 and J2 Configuration per Input Common-Mode External Source Requirements for Evaluation of the ADS8920B External Source Requirements for ADS8920B Evaluation ADS8920BEVM Bill of Materials |



1 Overview

The ADS8920BEVM-PDK is a platform for evaluating the performance of the ADS8920B SAR ADC, which is a fully-differential input, 16-bit, 1-MSPS device. The evaluation kit includes the ADS8920BEVM board and the precision host interface (PHI) controller board that enables the accompanying computer software to communicate with the ADC over USB for data capture and analysis.

The ADS8920BEVM board includes the ADS8920B SAR ADC, all the peripheral analog circuits, and components required to extract optimum performance from the ADC.

The PHI board primarily serves three functions:

- · Provides a communication interface from the EVM to the computer through a USB port
- Provides the digital input and output signals necessary to communicate with the ADS8920BEVM
- Supplies power to all active circuitry on the ADS8920B board

Along with the ADS8920BEVM and PHI controller board, this evaluation kit includes an A-to-micro-B USB cable to connect to a computer.

1.1 ADS8920BEVM-PDK Features

The ADS8920BEVM-PDK includes the following features:

- Hardware and software required for diagnostic testing as well as accurate performance evaluation of the ADS8920B ADC
- USB powered—no external power supply is required
- The PHI controller that provides a convenient communication interface to the ADS8920B ADC over a USB 2.0 (or higher) for power delivery as well as digital input and output
- Easy-to-use evaluation software for Microsoft® Windows® 7, Windows® 8, 64-bit operating systems
- The software suite includes graphical tools for data capture, histogram analysis, spectral analysis, linearity analysis, and reference settling analysis. This suite also has a provision for exporting data to a text file for post-processing.

1.2 ADS8920BEVM Features

The ADS8920BEVM includes the following features:

- Onboard low-noise and low distortion ADC input drivers optimized to meet ADC performance
- Onboard precision 5.0-V voltage reference with a low-pass filter.
- Jumper-selectable 0-V and 2.5-V input common-mode options allow unipolar and bipolar inputs.
- Onboard ultralow noise low-dropout (LDO) regulator for excellent 5.2-V single-supply regulation of all
 operation amplifiers and voltage reference.

2 Analog Interface

As an analog interface, the evaluation board uses operational amplifiers in a variety of configurations to drive the ADS8920B input signal and reference inputs. This section covers driver details including jumper configuration for different input signal common modes and board connectors for a differential signal source.

2.1 Connectors for Differential Signal Source

The ADS8920BEVM is designed for easy interfacing to an external analog differential source via a subminiature version A (SMA) connector or 100-mil headers. J7 and J3 are SMA connectors that allow analog source connectivity through coaxial cables. Also, 100-mil jumper cables or mini-grabbers can be used to connect analog sources to the J4:2 and J6:2 pins.

NOTE: The input does not support single-ended signals. The external source must be differential or balanced keeping the negative and positive inputs to the board symmetric such that Vs(+) = -Vs(-) at any given time.

| Pin Number | Signal | Description |
|------------|--------|--|
| J3 | Vs(–) | Negative differential board input, $1-k\Omega$ input impedance |
| J7 | Vs(+) | Positive differential board input, $1-k\Omega$ input impedance |

Table 1. J7 and J3 SMA Connectors Description

Table 2. J4 and J6 Headers Description

| Pin Number | n Number Signal Description | | | | | | | | | |
|------------|-----------------------------|--|--|--|--|--|--|--|--|--|
| J4:3 | TEST 0.23 V | Do not use: diagnostic use only | | | | | | | | |
| J4:2 | Vs(–) | Negative differential board input, $1-k\Omega$ input impedance | | | | | | | | |
| J4:1 | AGND | Analog ground | | | | | | | | |
| J6:3 | AGND | Analog ground | | | | | | | | |
| J6:2 | Vs(+) | Positive differential board input, $1-k\Omega$ input impedance | | | | | | | | |
| J6:1 | TEST 4.77 V | Do not use: diagnostic use only | | | | | | | | |

2.2 ADC Differential Input Signal Driver

The differential signal inputs of the ADS8920B are not dynamically high impedance. SAR ADC inputs terminate in switched-capacitor networks that create large instantaneous current loads when the switches are closed that effectively make the ADC inputs dynamically low impedance. Thus, the evaluation board has low impedance on board drivers that maintain ADC performance with maximum loading at the full device throughput of 1-MSPS for signal.


5

Analog Interface



2.2.1 Input Signal Path

Figure 1 shows the signal path for the differential signal applied at the board inputs. The board input impedance is $1-k\Omega$ with 10-nF differential filtering that keeps noise in external cabling common. The overall signal path bandwidth is limited to 160-kHz by the anti-aliasing filter formed from $1-k\Omega$ resistor and 1-nF capacitor at the amplifier feedback. Finally, the two OPA625 operational amplifiers drive the ADS8920B differential inputs with $2.2-\Omega$ impedance up to 7-MHz that properly drives the low dynamic impedance of the ADC inputs at 1-MSPS.





2.2.2 Input Common-Mode Jumper Configuration

The ADS8920BEVM board accommodates three external source common-mode options: 0 V, 2.5 V, and floating with jumpers J1 and J2; see Figure 2 and Table 3.

J2 selects the OPA625 common-mode as 2.5 V (J2:OPEN) or 1.25 V (J2:CLOSED). J1 increases the OPA625 common-mode by almost 100 mV to avoid amplifier output saturation with full-scale external source signal amplitude. R1 is installed as 280 k Ω , allowing full-scale external source signals for external source impedance (R_s) between 0 Ω and 32 Ω , with 0-V common mode. R1 must be changed to compensate for larger external source impedance (R_s) values or for 2.5-V external source common-mode, as explained in Section 2.2.3.

6






Figure 2. Common-Mode Selection Jumpers

| Table 3. J1 | and J2 C | Configuration | per Input | Common-Mode |
|-------------|----------|---------------|-----------|-------------|
|-------------|----------|---------------|-----------|-------------|

| J1 Setting (R1 Comp) | J2 Setting | External Signal Common-Mode | Differential Source Type |
|-------------------------|------------|--------------------------------|--|
| CLOSED | CLOSED | 0 V | Bipolar: If R1 = 280 kΩ, R _s range is 0 Ω to 32 Ω |
| CLOSED | OPEN 2.5 V | | Unipolar: must change R1 to match Rs |
| CLOSED | OPEN | Floating | AC-coupled bipolar: If R1 = 280 k Ω , no R _s restriction |

2.2.3 R1 Setting vs Source Impedance

The external source impedance (R_s) adds up to the 1 k Ω of the input resistor, thereby moving the output common-mode of the OPA625 amplifiers. To compensate for this change in output common-mode, R1 can be modified according to the particular external source impedance value used with the evaluation board to allow full-scale input range without saturating the OPA625 amplifiers.

The board is shipped with R1 as 280 k Ω that allows an external source impedance (R_s) range between 0 Ω to 32 Ω for a 0-V common-mode configuration (J1:closed and J2:closed). For floating or ac-coupled signals, the input common-mode is set by the OPA625 amplifiers themselves and R1 must remain at 280 k Ω for any given source impedance. The ADC common-mode for 0-V input common-mode setting is calculated using Equation 1.

$$ADC_V_{CM} = \frac{5 \times (10k\Omega/20k\Omega)}{(10k\Omega/20k\Omega) + (R_1/20k\Omega)} \times \left(1 + \frac{1k\Omega}{1k\Omega + R_s}\right)$$
(1)

In the case of unipolar input signals with a 2.5-V common-mode, the ADC common-mode is calculated using Equation 2.

$$ADC_V_{CM} = \frac{5 \times 20k\Omega}{20k\Omega + (R_1/20k\Omega)} \times \left(1 + \frac{1k\Omega}{1k\Omega + R_S}\right) - \left(\frac{2.5 \times 1k\Omega}{1k\Omega + R_S}\right)$$
(2)

For Equation 1 and Equation 2 the value of R1 must be calculated to satisfy Equation 3:

$$2.5 \text{ V} \le \text{ADC}_{\text{CM}} \le 2.6 \text{ V}$$

(3)

7



Analog Interface

www.ti.com

2.3 Onboard ADC Reference

The EVM does not include a provision for driving the reference input of the ADS8920B from an external source. The reference input signal path is entirely self-contained on the ADS8920BEVM and consists of the REF5050, a 5.0-V precision voltage reference. The output of the REF5050 is filtered by a 10-k Ω and 10-µF low-pass filter. The low-pass filtered output functions as an input to the internal reference buffer of the ADS8920B ADC. This internal reference driver offers zero-offset, low-noise, and is optimized for a 1-LSB voltage regulation under maximum loading conditions at a full device throughput of 1 MSPS.

3 Digital Interfaces

As noted in Section 1, the EVM interfaces with the PHI that, in turn, communicates with the computer over USB. There are two devices on the EVM with which the PHI communicates: the ADS8920B ADC (over SPI or multiSPI) and the EEPROM (over I²C). The EEPROM comes pre-programmed with the information required to configure and initialize the ADS8920BEVM-PDK platform. Once the hardware is initialized, the EEPROM is no longer used.

3.1 multiSPI® for ADC Digital IO

The ADS8920BEVM-PDK supports all the interface modes as detailed in the ADS8920B datasheet (SBAS729). In addition to the standard SPI modes, (with single-, dual- and quad-SDO lanes), the multiSPI modes support single- and dual-data output rates and the four possible clock source settings as well. The PHI is capable of operating at a 3.3-V logic level and is directly connected to the digital I/O lines of the ADC.



Power Supplies

4 Power Supplies

The PHI provides multiple power-supply options for the EVM, derived from the computer's USB supply.

The EEPROM on the ADS8920BEVM use a 3.3-V power supply generated directly by the PHI. The ADC and analog input drive circuits are powered by the TPS7A4700 onboard the EVM, which is a low-noise linear regulator that uses the 5.5-V supply out of a switching regulator on the PHI to generate a much cleaner 5.2-V output. The 3.3-V supply to the digital section of the ADC is provided directly by an LDO on the PHI.

The power supply for each active component on the EVM is bypassed with a ceramic capacitor placed close to that component. Additionally, the EVM layout uses thick traces or large copper fill areas where possible between bypass capacitors and their loads to minimize inductance along the load current path.

5 ADS8920BEVM-PDK Initial Setup

This section explains the initial hardware and software setup procedure that must be completed for the proper operation of the ADS8920BEVM-PDK.

5.1 Default Jumper Settings

Jumper settings are determined by common mode and source impedance of the external source that provides a differential signal to the board. Remove shunts from J4 and J6 and set J2 and J1 according to the external source as described in Section 2.

5.2 EVM Graphical User Interface (GUI) Software Installation

Download the latest version of the EVM GUI installer from the Tools and Software folder of the ADS8920B and run the GUI installer to install the EVM GUI software on the user's computer.

CAUTION

Manually disable any antivirus software running on the computer before downloading the EVM GUI installer onto the local hard disk. Otherwise, depending on the antivirus settings, an error message such as the one in Figure 3 may appear or the *installer.exe* file may be deleted.

Accept the license agreements and follow the on-screen instructions to complete the installation.






Figure 3. ADS8920B Software Installation Prompts

As a part of the ADS8920BEVM GUI installation, a prompt with a *Device Driver Installation* will appear on the screen. Click *Next* to proceed.




Figure 4. Device Driver Installation Wizard Prompts



Texas

STRUMENTS

NOTE: A notice may appear on the screen stating that Widows cannot verify the publisher of this driver software. Select *Install this driver software anyway*.

The ADS8920BEVM-PDK requires LabVIEW[™] Run-Time Engine may prompt for the installation of this software, if not already installed.



| 22 NI LabVIEW Run-Time Engine 2012 f3 | |
|---|---------------|
| Installation Complete | |
| The NI LabVIEW Run-Time Engine 2012/3 installation is complete. | |
| << Back | Next >> Enish |

Figure 5. LabVIEW Run-Time Engine Installation

ADS8920BEVM-PDK Initial Setup

www.ti.com

After these installations, verify that C:\Program Files (x86)\Texas Instruments\ADS8920BEVM is as shown in Figure 6.

| Organize 🔻 Include in | n library ▼ Share with ▼ Burn | New folder | | | | |
|-----------------------|-------------------------------|--------------------|--------------------|-----------|--|--|
| 🔆 Favorites | Name | Date modified | Туре | Size | | |
| 🧾 Desktop | 퉬 Configuration Files | 6/1/2016 6:39 PM | File folder | | | |
| 🗼 Downloads | Files_uSD_Card | 6/1/2016 6:39 PM | File folder | | | |
| 📃 Recent Places | 퉬 Library | 6/1/2016 6:39 PM | File folder | | | |
| | \mu PHI Driver | 6/1/2016 6:39 PM | File folder | | | |
| 🗃 Libraries | 퉬 Shared Library | 6/1/2016 6:39 PM | File folder | | | |
| Documents | ADS89XXGUI_1.0.0_manifest.rtf | 5/27/2015 3:27 PM | Rich Text Format | 258 KB | | |
| J Music | 🔄 ADS8920 EVM.exe | 5/1/2016 5:58 PM | Application | 13,192 KB | | |
| Pictures | ADS8920 EVM.exe.config | 4/27/2016 11:10 AM | CONFIG File | 1 KB | | |
| 😸 Videos | ADS8920 EVM.ini | 5/1/2016 5:58 PM | Configuration sett | 1 KB | | |
| | Page List_ADS8920EVM.ini | 4/30/2016 9:39 PM | Configuration sett | 3 KB | | |
| Computer | Register Map_ADS8910.xml | 1/21/2016 2:24 PM | XML Document | 10 KB | | |
| 🏭 OSDisk (C:) | uninstall.dat | 6/1/2016 6:41 PM | DAT File | 10 KB | | |
| 👝 New Volume (D:) | 🔄 uninstall.exe | 6/1/2016 6:41 PM | Application | 4,048 KB | | |
| 🖵 pmp_pcb (\\vette02 | | | | | | |
| 📭 Network | | | | | | |

Figure 6. ADS8920BEVM Folder Post-Installation



6 ADS8920BEVM-PDK Operation

The following instructions are a step-by-step guide to connecting the ADS8920BEVM-PDK to the computer and evaluating the performance of the ADS8920B:

- 1. Connect the ADS8920BEVM to the PHI. Install the two screws as indicated in Figure 7.
- 2. Use the USB cable provided to connect the PHI to the computer.
 - LED D5 on the PHI lights up, indicating that the PHI is powered up.
 - LEDs D1 and D2 on the PHI starts blinking to indicate that the PHI is booted up and communicating with the PC. The resulting LED indicators are shown in Figure 7.




Figure 7. EVM-PDK Hardware Setup and LED Indicators



Q

2

| _ | | | | | | |
|-------------------------|--|--|--------------------|-------------------------|--------------------|---|
| 🔾 🗢 📕 🕨 Compute | er 🕨 OSDisk (C:) 🕨 Program Files (x86) | Texas Instruments ADS892 | 20 EVM 🕨 | - 4 ₇ | Search ADS8920 EVM | |
| Organize 👻 🛛 Include ir | n library 🔻 Share with 👻 Burn | New folder | | | 8= | • |
| ☆ Favorites | Name | Date modified | Туре | Size | | |
| Desktop | Configuration Files | 6/1/2016 6:39 PM | File folder | | | |
| Downloads | Files_uSD_Card | 6/1/2016 6:39 PM | File folder | | | |
| 🕮 Recent Places | \mu Library | 6/1/2016 6:39 PM | File folder | | | |
| | 🐌 PHI Driver | 6/1/2016 6:39 PM | File folder | | | |
| 🧊 Libraries | 퉬 Shared Library | 6/1/2016 6:39 PM | File folder | | | |
| Documents | ADS89XXGUI_1.0.0_manifest.rtf | 5/27/2015 3:27 PM | Rich Text Format | 258 KB | | |
| 🎝 Music | ADS8920 EVM.exe | 5/1/2016 5:58 PM | Application | 13,192 KB | | |
| Pictures | ADS8920 EVM.exe.config | 4/27/2016 11:10 AM | CONFIG File | 1 KB | | |
| 🛃 Videos | ADS8920 EVM.ini | 5/1/2016 5:58 PM | Configuration sett | 1 KB | | |
| | 🗿 Page List_ADS8920EVM.ini | 4/30/2016 9:39 PM | Configuration sett | 3 KB | | |
| 🖳 Computer | 🔮 Register Map_ADS8910.xml | 1/21/2016 2:24 PM | XML Document | 10 KB | | |
| 🏭 OSDisk (C:) | uninstall.dat | 6/1/2016 6:41 PM | DAT File | 10 KB | | |
| 👝 New Volume (D:) | 🔩 uninstall.exe | 6/1/2016 6:41 PM | Application | 4,048 KB | | |
| 🚽 pmp_pcb (\\vette02 | | | | | | |
| 年 Network | | | | | | |
| T | | | | | | |



6.1 EVM GUI Global Settings for ADC Control

Although the EVM GUI does not allow direct access to the levels and timing configuration of the ADC digital interface, the EVM GUI does give users high-level control over virtually all functions of the ADS8920B including interface modes, sampling rate, and number of samples to be captured.

Figure 9 identifies the input parameters of the GUI (as well as their default values) through which the various functions of the ADS8920B can be exercised. These settings are global because they persist across the GUI tools listed in the top left pane (or from one page to another).

| ADS8920 EVM GUI | | | | | | | | | | | | | | | | | |
|---|---|--------------|--------------------------|-----------|----------|--------------------------|----|----|----|----|----|----|----|----|-----|----------------------------|--------------------|
| ile Debug Capture Tools | Help | | | | | | | | | | | | | | | EVM Connected : ADS8920EVM | Connect to Hardwar |
| ages Register Map Config Time Domain Display Spectra Academic | 🏷 🗐 🗔 👼 Register Map Config | | | | | | | | | | | | | | | Field View | |
| Spectral Analysis Histogram Analysis | Register Name | Address | Default | Mode | Size | Value | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | RESERVED 0 | |
| > Linearity Analysis | USER REGISTERS | | | | | | | | | | | | | | t i | SSYNC_CLK 0 | |
| Reference Settling Analysis | DIE_ID_REG | 0x00 | 0x0000008 | R | 32 | 0x0000008 | | | 0 | | 0 | 0 | 0 | | | | |
| | RST_PWRCTL_REG SDI CTL REG | 0x04 0x08 | 0x00000000 0x00000000 | | 32 32 | 0x00000000 0x00000000 | | | 0 | | 0 | 0 | 0 | 0 | | HNR_SLNT 0 | |
| Device Reset | SDI_CTL_REG | 0x08 | 0x00000000 | R/W | 32 | 0x00000000 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | DATA_RATE 0 | |
| nterface Configuration | DATAOUT_CTL_REG | 0x10 | 0x00000000 | R/W | 32 | 0x00000000 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | SDO_WIDTH 3 | |
| SDI Mode | PATTERN_REG | 0x14 | 0x0000000 | R/W | 32 | 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | SDO_MODE 0 | |
| | | | | | | | | | | | | | | | | | |
| SPI 00 💌 | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| SDO Mode | | | | | | | | | | | | | | | | | |
| SPI - same as 💌 | | | | | | | | | | | | | | | | | |
| SDO Width | | | | | | | | | | | | | | | | | |
| Quad SDO 👻 | | | | | | | | | | | | | | | | | |
| Clock Source | | | | | | | | | | | | | | | | | |
| SCLK 👻 | | | | | | | | | | | | | | | | | |
| Data Rate | | | | | | | | | | | | | | | | | |
| SDR 👻 | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| Data Transfer Zone | | | | | | | | | | | | | | | | | |
| Zone 1 💌 | | | | | | | | | | | | | | | | | |
| 20101 | | | | | | | | | | | | | | | | | |
| Protocol Selected | | | | | | | | | | | | | | | | | |
| SPI_00_Q | | | | | | | | | | | | | | | | | |
| | | | I | I | | I | | | | | | | 1 | | | | |
| SCLK Frequency(Hz) | ۲. III III III III III III III III III I | , | | | | | | - | - | | | - | - | | | | |
| Target Achievable | Register Description | | | | | | | | | | | | | | | | |
| 40M 🚔 40.00M | RESERVED[31:8] | | | | | | | | | | | | | | | | |
| Sampling Rate(sps) | RESERVED BITS | | | | | | | | | | | | | | | | - |
| Target Achievable | SSYNC_CLK[7:6] | | | | | | | | | | | | | | | | 1 |
| 1.00M ≑ 1.00M | Controls the source and frequen 00b : SCLK (no division) | cy of the c | lock used for s | ource | synct | rarismission | | | | | | | | | | | |
| | 01b : INTCLK | | | | | | | | | | | | | | | | |
| Update Mode | 10b : INTCLK/2 | | | | | | | | | | | | | | | | |
| Immediate 💌 | 11b : INTCLK/4 | | | | | | | | | | | | | | | | |
| | DNI KDI KUNTOL KIE 4D0 see is | | | | | | | | | | | | | | | | |
| Configure | DN: If BLK_INTCLK in 1D0 reg is | set to '1', | whiting 01/10/ | i i to tr | us reg | y is disabled | | | | | | | | | | | - |
| | | | | | | | | | | | | | | | | 0.0 HW CONNECTED | Texas Instrumen |

Figure 9. EVM GUI Global Input Parameters

The host configuration options in this pane allow the user to choose from various SPI and multiSPI host interface options available on the ADS8920B. The host always communicates with the ADS8920B using the standard SPI protocol over the single SDI lane, irrespective of the mode selected for data capture.

The drop-down boxes under the Interface Configuration sub-menu allows the user to select the data capture protocol. The SDO Width drop-down allows selection between Single-, Dual- and Quad-SDO lanes; The SDO Mode drop-down allows selection between Standard SPI and multiSPI modes.

In SPI mode, the SDI Mode drop-down allows selection between the four SPI protocol combinations for CPOL and CPHA.

In multiSPI mode, the Clock Source drop-down allows selection between Source and System Synchronous modes; the Data Rate drop-down allows selection between SDR and DDR modes. Detailed descriptions of each of these modes is available in the ADS8920B datasheet (SBAS729). The selected data capture protocol is summarized in the Protocol Selected indicator box.



ADS8920BEVM-PDK Operation

www.ti.com

The user can select SCLK Frequency and Sampling Rate on this pane and is dependent of the Protocol selected. The GUI allows the user to enter the targeted values for these two parameters and the GUI computes the best values that can be achieved, considering the timing constraints of the selected Device Protocol.

The user can specify a target SCLK frequency (in Hz) and the GUI tries to match this frequency as closely as possible by changing the PHI PLL settings and the achievable frequency that can differ from the target value displayed. Similarly, the sampling rate of the ADC can be adjusted by modifying the Target Sampling Rate argument (also in Hz). The achievable ADC sampling rate can differ from the target value, depending on the applied SCLK frequency and selected Device Mode and the closest match achievable is displayed. This pane therefore allows the user to try various settings available on the ADS8920B in an iterative fashion until the user converges to the best settings for the corresponding test scenario.

The final option in this pane is the selection for the Update Mode. The default value is *Immediate*, indicating that the interface settings selection made by the user is applied to configure both the host and the ADS8920B instantly. *Manual* indicates that the selection made is made only when the user finalizes their choices and is ready to configure the device.

The Device Reset button functions as a Master RESET to both the ADS8920BEVM and the GUI. When the button is pressed, the ADC RESETs to the RESET configuration explained in the datasheet (SBAS729). The GUI also updates the Interface Configuration settings and the Register Map to reflect the device RESET state.

ADS8920BEVM-PDK Operation

6.2 Register Map Configuration Tool

The register map configuration tool allows the user to view and modify the registers of the ADS8920B. This tool can be selected by clicking on the Register Map Config radio button at the Pages section of the left pane, as indicated in Figure 10. On power-up, the values on this page correspond to the Host Configuration Settings that enable ADC sampling at the maximum sampling rate specified for the ADC. The register values can be edited by double-clicking the corresponding value field. If interface mode settings are affected by the change in register values, this change reflects on the left pane immediately. The effect of changes in the register value reflect on the ADS8920B device on ADS8920BEVM-PDK based on the Update Mode selection, as described in Section 6.1.

| ADS8920 EVM GUI | Liele | | | | | | | | | | | | | | | T | | |
|--|--|---------------------------------|-------------|----------------|----------|---------|---------------|----|------|------|------|----|------|-------|------|----------------------|------------|------------------------|
| ile Debug Capture Tools | нер | | | | | | | | | | | | | | | EVM Connected : ADS8 | 020EV/M | Connect to Hardwar |
| ages Register Map Config Time Domain Display | | 5 5 | | | | | | | | | | | | | | | 520E V III | Connectionardwar |
| Spectral Analysis | Regi | ister Map Config | | | h | 1.00 | | | | | | | | | | Field View | _ | |
| Histogram Analysis Linearity Analysis | | Register Name USER REGISTERS | Address | Default | Mode | Size | Value | 31 | 30 2 | 9 21 | 3 27 | 26 | 5 25 | 24 | 1^ | RESERVED | | |
| Reference Settling Analysis | | DIE_ID_REG | 0x00 | 0x00000008 | R | 32 | 0x0000008 | 0 | 0 0 | | 0 | 0 | 0 | 0 | | SSYNC_CLK | 0 | |
| | | RST_PWRCTL_REG | 0x04 | 0x00000000 | | | 0x00000000 | | | | | | | | | HNR_SLNT | 0 | |
| Device Reset | | SDI_CTL_REG | 0x08 | 0x00000000 | R/W | 32 | 0x00000000 | | | 0 0 | | | 0 | 0 | | DATA_RATE | 0 | |
| terface Configuration | | SDO_CTL_REG | 0x0C | 0x00000000 | R/W | 32 | 0x0000000C | 0 | 0 (|) (| 0 | 0 | 0 | 0 | | SDO_WIDTH | 3 | |
| terrace configuration | | DATAOUT_CTL_REG | 0x10 | 0x00000000 | R/W | 32 | 0x00000000 | | | 0 0 | | | | | | _ | | |
| SDI Mode | | PATTERN_REG | 0x14 | 0x00000000 | R/W | 32 | 0x00000000 | 0 | 0 (| 0 0 | 0 | 0 | 0 | 0 | | SDO_MODE | 0 | |
| SPI 00 💌 | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| SDO Mode | | | | | | | | | | | | | | | | | | |
| SPI - same as 💌 | | | | | | | | | | | | | | | | | | |
| SDO Width | | | | | | | | | | | | | | | | | | |
| Quad SDO 👻 | | | | | | | | | | | | | | | | | _ | |
| Clock Source | | | | | | | | | | | | | | | | | | |
| SCLK - | | | | | | | | | | | | | | | | | | |
| Data Rate | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| SDR 💌 | | | | | | | | | | | | | | | | | | |
| Data Transfer Zone | | | | | | | | | | | | | | | | | - | |
| | | | | | | | | | | | | | | | | | | |
| Zone 1 | | | | | | | | | | | | | | | | | | |
| Protocol Selected | | | | | | | | | | | | | | | | | | |
| SPI_00_Q | | | | | | | | | | | | | | | - | | | |
| SCLK Frequency(Hz) | • | II | | 1 | | | | | | | | | | | | | | |
| Target Achievable | Decis | -t Dinti | | | | | | | | | | | | | | | | |
| 40M 🚔 40.00M | | ster Description | | | | | | | | | | | | | | | | |
| | | ERVED[31:8] ERVED BITS | | | | | | | | | | | | | | | | - |
| Sampling Rate(sps) Target Achievable | | NC_CLK[7:6] | | | | | | | | | | | | | | | | - |
| 1.00M 🚔 1.00M | Controls the source and frequency of the clock used for source sync transmission | | | | | | | | | | | | | | | | | |
| 1.00M | 00b: SCLK (no division) | | | | | | | | | | | | | | | | | |
| Update Mode | 01b : INTCLK 10b : INTCLK/2 | | | | | | | | | | | | | | | | | |
| Immediate 💌 | | INTCLK/4 | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| Configure | | If BLK_INTCLK in 1D0 reg is | set to '1', | Writing 01/10/ | 11 to th | nis reg |) is disabled | | | | | | | | | | | |
| | | | | | | | | | | | | 1 | , | Versi | on 1 | .0.0 HW CONNECT | | Texas Instrumen |
| | | | | | | | | | | | | | | | | | | A STATES IN STRUCTURED |

Figure 10. Register Map Configuration

Section 6.3 through Section 6.7 describe the data collection and analysis features of the ADS8920BEVM-PDK GUI.



6.3 Time Domain Display Tool

The time domain display tool allows visualization of the ADC response to a given input signal. This tool is useful for both studying the behavior and debugging any gross problems with the ADC or drive circuits.

The user can trigger a capture of the data of the selected number of samples from the ADS8920B, as per the current interface mode settings using the capture button as indicated in Figure 11. The sample indices are on the x-axis and there are two y-axes showing the corresponding output codes as well as the equivalent analog voltages based on the specified reference voltage. Switching pages to any of the Analysis tools described in the subsequent sections, triggers calculations to be performed on the same set of data.




Figure 11. Time Domain Display Tool Options



6.4 Spectral Analysis Tool

The spectral analysis tool is intended to evaluate the dynamic performance (SNR, THD, SFDR, SINAD, and ENOB) of the ADS8920B SAR ADC through single-tone sinusoidal signal FFT analysis using the 7-term Blackman-Harris window setting. Also, the window setting of *None* can be used to search for noise spurs over frequency in dc inputs.

For dynamic performance evaluation, the external differential source must have better specifications than the ADC itself to ensure that the measured system performance is not limited by the performance of the signal source. Therefore, the external reference source must meet the source requirements mentioned in Table 4.

| Specification Description | Specification Value |
|--|---|
| Signal frequency | 2 kHz |
| External source type | Balanced differential |
| External source common-mode | 0 V or floating (see Section 2.2.2 for jumper settings) |
| External source impedance (R _s) | 10 Ω–30 Ω |
| External source differential impedance $(R_{S_DIFF} = 2 \times R_S)$ | 20 Ω–60 Ω |
| Source differential signal (V _{PP} Amplitude for –0.1 dBFS) | $(2 \times R_{s} \times 4.45 \times 10^{-3}) + 8.9 V$ or $(R_{s_DIFF} \times 4.45 \times 10^{-3}) + 8.9 V$ |
| Maximum noise | 10 μV _{RMS} |
| Maximum SNR | 110 dB |
| Maximum THD | –130 dB |

Table 4. External Source Requirements for Evaluation of the ADS8920B

For 2-kHz SNR and ENOB evaluation at a maximum throughput of 1 MSPS, the number of samples must be 32768 or 65536. More samples brings the noise floor so low that the external source phase noise can dominate the SNR and ENOB calculations. On the contrary, for THD and SFDR evaluation, a much large number of samples must be used to reduce the noise floor below –140 dBc to analyze noise-free harmonics and spurs in the order of –120 dBc. Such analysis requires at least 262144 samples.



ADS8920BEVM-PDK Operation

www.ti.com

| ADS8920 EVM GUI | | | |
|--|---|--|---|
| File Debug Capture Tools Hel | 3 | EVM Connected : ADS8920EVM | Connect to Hardware |
| Pages | Spectral Analysis | | |
| Reference Settling Analysis Device Reset Interface Configuration | 20-0 | | |
| SDI Mode SPI 00 | -40 | | |
| SDO Mode SPI - same as SDO Width Quad SDO | 0 -80 - 9 -100 - -120 - - -140 - - | A the property of a particular sector of a | nd an distribution of the |
| Clock Source SCLK Data Rate SDR | -160- 100- -200 | alpara (pipis), independente de la comp | |
| Data Transfer Zone Zone 1 | -220 0 50000 100000 150000 200000 250000 300000 350 0 Frequency(Hz) | 0000 400000 45000 | 0 499996 |
| Protocol Selected SPI_00_Q | | | |
| SCLK Frequency(Hz) Target Achievable 40M 🔮 40.00M Sampling Rate(sps) Target Achievable 1.00M 👻 1.00M Update Mode Immediate • Configure | Samples Output Parameters 262144 Capture Input Parameters SINA(dB) THD (dB) Device Fs (Hz) # Harmonics Window 1.00M 9 7 Term B-Harris | i) ENOB | Harmonics(dBC) H1 0.00 * H2 -135.71 H3 -127.09 H4 -139.40 H5 -135.36 H6 -137.51 H7 -135.30 H8 -141.68 * |
| Idle | Version:1.0 | 0.0 HW CONNECTED | Texas Instruments |

Figure 12. Spectral Analysis Tool

Finally, the FFT tool includes windowing options that are required to mitigate the effects of non-coherent sampling (this discussion is beyond the scope of this document). The 7-Term Blackman Harris window is the default option and has sufficient dynamic range to resolve the frequency components of up to a 24-bit ADC. Note that the *None* option corresponds to not using a window (or using a rectangular window) and is not recommended.



6.5 Histogram Tool

Noise degrades ADC resolution and the histogram tool can be used to estimate *effective resolution*, which is an indicator of the number of bits of ADC resolution losses resulting from noise generated by the various sources connected to the ADC when measuring a dc signal. The cumulative effect of noise coupling to the ADC output from sources such as the input drive circuits, the reference drive circuit, the ADC power supply, and the ADC itself is reflected in the standard deviation of the ADC output code histogram that is obtained by performing multiple conversions of a dc input applied to a given channel.

The histogram corresponding to a dc input is displayed on clicking on the **Capture** button, as shown in Figure 13:

| <pre>gets Register Marcolong The Bornan Displays Reference Setting Analysis</pre> <pre>X Scale fitAuto mode Heistogram Analysis</pre> <pre>X Scale fitAuto mode Heistogram (International)</pre> <pre>Sot Mode</pre> | | | | | EVM Connected : AD | S8920EVM | 🔽 Connect to Hardwa |
|---|--|-----------------|--|-------------|--------------------|----------------|---------------------|
| <pre>Image: Image: Imag</pre> | | | | | | | |
| Lineardy, Analysis Reference Setting Analysis Device Reset Information SDI Mode SPI:0 SDI Mode SPI:0 SDO Mode SPI:0 SDO Mode SPI:0 SDO Mode SPI:0 SDO Mode SDO MODE S | Time Domain Display Spectral Analysis | Histogram A | nalysis | Y Scale fit | Auto mode | *上 (王) 1m | |
| Decka Reset Trace Configuration SDI Mode SP100 SD Mode SP100 SD Mode SP-same as • SDO Widh Out do SD0 Clock Source SO Widh Out do SD0 Clock Source SO Widh Out do SD0 Clock Source SOU Mode SP-same as • SOO Widh Data Transfer Zone 1 Totocol Selected SPL0_0_0 SKLK Frequency(Hz) Target A Achivable Journe Journe Immediate • | Linearity Analysis | | | A Scale III | Adio mode | - <u>1</u> (7) | Histogram |
| erface Configuration SDI Mode SP100 SDO Mode SP: | Reference Settling Analysis | 180000 - | | | | | |
| erface Configuration SDI Mode SP100 SD0 Mode SP1-same as SD0 Mode SP1-same as SD0 Mode SP1-same as SD0 Mode SP2-same as SD0 Mode SP2-same as SD0 Mode SP2-same as SD0 Mode SP2-same as SD0 Mode SP2-same as SD0 Mode SDC | Device Reset | 160000 - | | | | | |
| SDI Mode SPI 00 • SDI Mode SPI - same as • SDO Widh Quad SDO • Quad SDO • Quad SDO • Zone 1 • Data Transfer Zone Zone 2 • Data Transfer Zone Zone 2 • Data Transfer Zone Zone 2 • Data Transfer Zone Zone 2 • Data Transfer Zone Data Transfer Zone Data Transfer Zone Data Transfer Zone Data Transfer Zone Data Transfer | | 10000 | | | | | |
| SP100 Immediate SP100 Immediate | enace configuration | 140000 - | | | | | |
| SDO Mode SPI-same as SDO Woth Quad SDO Quad SDO Quad SDO Cock Source SCLK Data Transfer Zone Zone 1 Totocol Selected SPLOQ CLK Frequency(Hz) Target Achievable 1.001 ptate Mode Immediate • Totocol Selected SSOUM Target Achievable 1.001 Ptate Mode Immediate • Totocol Selected SSOUM SSOUM Target Achievable 1.001 Totocol Selected SSOUM SSOUM Target Achievable 1.001 Ptate Mode Immediate • Totocol Selected SSOUM SSOUM Target Achievable 1.001 Ptate Mode Immediate • Totocol Selected SSOUM | | | | | | | |
| SPI-same as SPI-same as SDQ width Quad SDO Quad SDO Goodo Gock Source 60000 SOR 0 Data Rate 0000 SOR 0 Data Transfer Zone 0 Zone 1 0 rotocol Selected SPI_00_Q SCLK Frequency(Hz) assource araget Achievable 35.00M ampling Rate(sps) 35.00M araget Achievable 1.00M 1.00M 1.00M | SPI 00 💌 | 120000 - | | <u> </u> | | | |
| SPI-same as SPI-same as SDQ width Quad SDO Quad SDO Goodo Gock Source 60000 SOR 0 Data Rate 0000 SOR 0 Data Transfer Zone 0 Zone 1 0 rotocol Selected SPI_00_Q SCLK Frequency(Hz) assource araget Achievable 35.00M ampling Rate(sps) 35.00M araget Achievable 1.00M 1.00M 1.00M | | | | | | | |
| SUC Width Clock Source SCLK w Data Rate SDR w Data Transfer Zone Zone 1 v rotocol Selected SPL 00 Q CLK Frequency(Hz) arget Achievable 100M 100M pdate Mode mmediate v Mean Sigma 4.63 0.48 Min Code Max Code 2000- 1 125 15 175 2 225 2.5 2.75 3 3.25 3.5 3.75 4 4.25 4.5 4.75 5 5.25 5.5 5.75 6 6.25 6.5 7 7.25 7.5 7.75 8 Codes Results Mean Sigma 4.63 0.48 Min Code Max Code 2 2 2 2 2 2 2 2 2 2 2 2 2 | | g 100000 - | | | | | |
| SUC Width Clock Source SCLK w Data Rate SDR w Data Transfer Zone Zone 1 v rotocol Selected SPL 00 Q CLK Frequency(Hz) arget Achievable 100M 100M pdate Mode mmediate v Mean Sigma 4.63 0.48 Min Code Max Code 2000- 1 125 15 175 2 225 2.5 2.75 3 3.25 3.5 3.75 4 4.25 4.5 4.75 5 5.25 5.5 5.75 6 6.25 6.5 7 7.25 7.5 7.75 8 Codes Results Mean Sigma 4.63 0.48 Min Code Max Code 2 2 2 2 2 2 2 2 2 2 2 2 2 | | 1 1 | | | | | |
| Clock Source SCLK Data Rate SDR Data Transfer Zone Zone 1 | | 80000 - | | | | | |
| SCLK Image: SCLK Data Transfer Zone 2000- Zone 1 Image: Sclk Transfer Zone Cocces 2000- 1 125 15 1.75 2 2.25 2.5 2.75 3 3.25 3.5 3.75 4 4.25 4.5 4.75 5 5.25 5.5 5.75 6 6.25 6.5 6.75 7 7.25 7.5 7.5 8 Cocces Codes SPL00_Q Image: Sclk Frequency(Hz) arget Achievable Samples 262144 Capture Max Code 4 262144 Capture | | | | | | | |
| Data Rate SDR Image: Solution in the solutine solutine solution in the solutine solution in the s | | 60000 - | | | | | |
| SDR Image: SDR | | 40000- | | | | | |
| Data Transfer Zone Zone 1 Trotocol Selected SPL_00_Q SCLK Frequency(Hz) Target Achievable 35M 35.001 Target Achievable 1.00M 1.00M Mandalate Capture Plate Mode 4.83 Immediate 2 | | 40000- | | | | | |
| Data Transfer Zone Zone 1 Trotocol Selected SPI_00_Q KCLK Frequency(Hz) Target Achievable 35M ⊕ 35.00M Target Achievable 1.00M ⊕ 1.00M Immediate • | SDR 💌 | 20000 - | | | | | |
| Zone 1 □ Image: Achievable 0 1 1.25 1.5 1.75 2 2.25 2.5 2.75 3 3.25 3.5 3.75 4 4.25 4.5 4.75 5 5.25 5.5 5.75 6 6.25 6.5 6.75 7 7.25 7.5 7.75 8 Codes Sampling Rate(sps) Sampling Rate(sps) 262144 Capture 4.63 0.48 Inomediate Inomediate 2 </td <td>Data Transfer Zone</td> <td>2000</td> <td></td> <td></td> <td></td> <td></td> <td></td> | Data Transfer Zone | 2000 | | | | | |
| 1 1.25 1.5 1.75 2 2.25 2.75 3 3.25 3.5 3.75 4 4.25 4.75 5 5.25 5.5 5.75 6 6.25 6.5 6.75 7 7.25 7.5 7.75 8 codes Streagency(Hz) Target Achievable 35M 35.00M Sampling Rate(sps) Target Achievable 262144 Capture 1 1.00M 1.00M 1 1.00M Capture Max Code 4 5 Code spread 2 | | 0- | | | | | |
| Selected SPL_00_Q SCLK Frequency(Hz) Target Achievable 1.00M 1.00M Inmediate Immediate | | 1 1.25 1.5 1.75 | 2 2.25 2.5 2.75 3 3.25 3.5 3.75 4 4.25 | | 5.5 5.75 6 6.25 6 | 5 6.75 7 | 7.25 7.5 7.75 8 |
| SCLK Frequency(Hz) Target Achievable 35M ⊕ 35.00M Samples 262144 ▼ Capture Immediate ▼ | rotocol Selected | | | Codes | | | |
| Target Achievable 35M 35.00M sampling Rate(sps) Results Target Achievable 1.00M 262144 Capture Min Code 4.63 0.48 Min Code Max Code 4 5 Code spread 2 | SPI_00_Q | | | | | | |
| Target Achievable 35M 35.00M sampling Rate(sps) Results Target Achievable 1.00M 262144 Capture Min Code 4.63 0.48 Min Code Max Code 4 5 Code spread 2 | SCLK Frequency(Hz) | | | | | | |
| 35M 35.00M sampling Rate(sps) Samples 100M 262144 262144 Capture Mean Sigma 4.63 0.48 Min Code 4 4 5 Code spread 2 | | | | | Populto | | |
| Sampling Rate(sps) 262144 Capture 4.63 0.48 1.00M 1.00M 1.00M Max Code 4 5 Ipdate Mode Code spread 2 2 | 35M 🚔 35.00M | | | | | Sig | ma |
| Inmediate Inmed | Sampling Rate(sps) | | Contura | | | | |
| 1.00M 1.00M 4 5 Code spread Code spread 2 | | 262144 - | Capture | | | | |
| Inmediate 2 | 1.00M 🚔 1.00M | | | | | Max | |
| Immediate v | | | | | | | 5 |
| | | | | | | | |
| | Immediate - | | | | 2 | | |
| | Configure | | | | | | |

Figure 13. Histogram Analysis Tool

ADS8920BEVM-PDK Operation

6.6 Linearity Analysis Tool

The linearity analysis tool measures and generates the DNL and INL plots over code for the specific ADS8920B installed in the evaluation board. A 2-kHz sinusoidal input signal is required, which is slightly saturated (35 mV outside the full-scale range at each input or 0.13 dBFS) with very low distortion. The external source linearity must be better than the ADC linearity. The measured system performance must reflect the linearity errors of the ADC and must not be limited by the performance of the signal source. To make sure that the DNL and INL of the ADC are correctly measured, the external source must meet the requirements in Table 5.

| Specification Description | Specification Value |
|--|--|
| Signal frequency | 2 kHz |
| External source type | Balanced differential |
| External source common mode | 0 V or floating (see Section 2.2.2 for jumper settings) |
| External source impedance (R _s) | 10 Ω–30 Ω |
| External source differential impedance $(R_{S_DIFF} = 2 \times R_S)$ | 20 Ω–60 Ω |
| Source differential signal (V _{PP} amplitude for –0.1 dBFS) | $(2 \times R_{S} \times 4.57 \times 10^{-3}) + 9.14 \text{ V}$ or $(R_{S_{DIFF}} \times 4.57 \times 10^{-3}) + 9.14 \text{ V}$ |
| Maximum noise | 30 μV _{RMS} |
| Maximum SNR | 100 dB |
| Maximum THD | –130 dB |

Table 5. External Source Requirements for ADS8920B Evaluation

The number-of-hits setting depends on the external noise source. For a 110-dB SNR external source with approximately 10 μ Vrms of noise, total number of hits must be 512. For a source with 100-dB SNR, the recommended number of hits is 1024.

NOTE: This analysis can take a couple of minutes to run and the evaluation board must remain undisturbed during the complete duration of the analysis.





Figure 14. Linearity Analysis Tool

6.7 Reference Settling Analysis

The ADS8920B ADC has an integrated reference buffer that is optimized to drive the reference of the ADC at the maximum possible load presented by the ADC. The buffer helps in maintaining the ADC reference within 1 LSB of its nominal voltage during burst mode of data conversion. This requirement applies from the very first sample captured in each burst. The Reference Settling tool helps showcase this performance of the ADC. Provide a low-noise dc differential input to the ADC. Set the parameters for the Reference Settling test. The various test parameters are:

- Samples: This parameter defines the number of consecutive samples to be captured in a single burst.
- Min Interset Delay (ms): This parameter defines the time interval between two consecutive bursts. No ADC conversion activity takes place in this time.
- Number of sets to average: This parameter defines number of bursts to capture that are averaged to arrive at the Reference Settling number.
- Initial samples to ignore: This parameter defines the number of samples to ignore in each burst from the beginning.

The tool captures the defined number of burst captures and performs the vertical averaging on the burst mode data. The difference between maximum and minimum codes from the averaged data defines the Reference Settling error.



ADS8920BEVM-PDK Operation

www.ti.com




Figure 15. Reference Settling Tool



7 Bill of Materials, PCB Layout, and Schematics

This section contains the ADS8920BEVM bill of materials, PCB layout, and the EVM schematics.

7.1 Bill of Materials

Table 6 lists the ADS8920BEVM BOM.

Table 6. ADS8920BEVM Bill of Materials

| Manufacturer Part Number | Qty | Reference Designators | Manufacturer | Description |
|--|-----|--|---------------------|--|
| PA006 | 1 | !PCB | Any | Printed Circuit Board for Evaluation of ADS8920B |
| PHI-EVM-CONTROLLER (Edge# 6591636 rev. B) | 1 | IPCB2 | Texas Instruments | USB Controller Board for ADC EVMs (Kit Item) |
| C3216X5R1E476M160AC | 2 | C1, C3 | TDK | CAP, CERM, 47 µF, 25 V, +/- 20%, X5R, 1206 |
| GRM188R71E105KA12D | 9 | C2, C5, C6, C8, C32, C36, C38, C40, C43 | MuRata | CAP, CERM, 1 µF, 25 V, +/- 10%, X7R, 0603 |
| GRM21BR71A106KE51L | 7 | C4, C21, C23, C26, C41, C44, C48 | MuRata | CAP, CERM, 10 μF, 10 V, +/- 10%, X7R, 0805 |
| C0603C104J3RACTU | 1 | C7 | Kemet | CAP, CERM, 0.1 µF, 25 V, +/- 5%, X7R, 0603 |
| ZRB18AD71A106KE01L | 5 | C13, C39, C45, C50, C51 | MuRata | CAP, CERM, 10 µF, 10 V, +/- 10%, X7T, 0603 |
| GRM1885C1H102FA01J | 3 | C16, C31, C42 | MuRata | CAP, CERM, 1000 pF, 50 V, +/- 1%, C0G/NP0, 0603 |
| C2012X7S1A226M125AC | 1 | C20 | TDK | CAP, CERM, 22 µF, 10 V, +/- 20%, X7S, 0805 |
| C0805C103F1GACTU | 3 | C34, C35, C37 | Kemet | CAP, CERM, 0.01 µF, 100 V, +/- 1%, C0G/NP0, 0805 |
| GRM155R71C104KA88D | 2 | C47, C49 | MuRata | CAP, CERM, 0.1 µF, 16 V, +/- 10%, X7R, 0402 |
| APT2012LZGCK | 1 | D1 | Kingbright | LED, Green, SMD |
| CUS05S40,H3F | 1 | D2 | Toshiba | Diode, Schottky, 40 V, 0.5 A, SOD-323 |
| PMSSS 440 0025 PH | 4 | H1, H2, H3, H4 | B&F Fastener Supply | MACHINE SCREW PAN PHILLIPS 4-40 |
| 1891 | 4 | H5, H6, H7, H8 | Keystone | 3/16 Hex Female Standoff |
| 9774050360R | 2 | H9, H10 | Wurth Elektronik | ROUND STANDOFF M3 STEEL 5MM |
| RM3X4MM 2701 | 2 | H14, H15 | APM HEXSEAL | Machine Screw Pan PHILLIPS M3 |
| 87898-0204 | 2 | J1, J2 | Molex | Header, 2.54 mm, 2x1, Gold, R/A, SMT |
| 142-0701-801 | 2 | J3, J7 | Johnson | Connector, End launch SMA, 50 ohm, SMT |
| TSM-103-01-L-SV | 3 | J4, J6, J8 | Samtec | Header, 100mil, 3x1, Gold, SMT |
| QTH-030-01-L-D-A | 1 | J5 | Samtec | Header(Shrouded), 19.7mil, 30x2, Gold, SMT |
| THT-14-423-10 | 1 | LBL1 | Brady | Thermal Transfer Printable Labels, 0.650" W x 0.200" H - 10,000 per roll |
| RG2012P-2803-B-T5 | 1 | R1 | Susumu Co Ltd | RES, 280 k, 0.1%, 0.125 W, 0805 |



Bill of Materials, PCB Layout, and Schematics

| Manufacturer Part Number | Qty | Reference Designators | Manufacturer | Description |
|-----------------------------|-----|---|-------------------|---|
| ERJ-3RSFR10V | 1 | R2 | Panasonic | RES, 0.1, 1%, 0.1 W, 0603 |
| RG1608P-103-B-T5 | 1 | R5 | Susumu Co Ltd | RES, 10.0 k, 0.1%, 0.1 W, 0603 |
| | 4 | | | |
| ERJ-2RKF1002X | 4 | R6, R23, R28, R65 | Panasonic | RES, 10.0 k, 1%, 0.1 W, 0402 |
| ERJ-2GE0R00X | 17 | R7, R11, R12, R32, R34, R35, R37, R40, R42, R43, R46, R47, R49, R51, R52, R63, R64 | Panasonic | RES, 0, 5%, 0.063 W, 0402 |
| ERJ-3RQFR22V | 2 | R8, R58 | Panasonic | RES, 0.22, 1%, 0.1 W, 0603 |
| RG1608P-203-B-T5 | 3 | R10, R15, R20 | Susumu Co Ltd | RES, 20.0 k, 0.1%, 0.1 W, 0603 |
| ERJ-3GEY0R00V | 5 | R19, R24, R57, R59, R60 | Panasonic | RES, 0, 5%, 0.1 W, 0603 |
| RG1608P-4990-B-T5 | 1 | R21 | Susumu Co Ltd | RES, 499, 0.1%, 0.1 W, 0603 |
| RC0603FR-071RL | 1 | R33 | Yageo America | RES, 1.00, 1%, 0.1 W, 0603 |
| RG1608P-101-B-T5 | 2 | R38, R44 | Susumu Co Ltd | RES, 100, 0.1%, 0.1 W, 0603 |
| RG1608P-102-B-T5 | 4 | R41, R45, R54, R55 | Susumu Co Ltd | RES, 1.00 k, 0.1%, 0.1 W, 0603 |
| CRCW06032R21FKEA | 2 | R48, R50 | Vishay-Dale | RES, 2.21, 1%, 0.1 W, 0603 |
| 881545-2 | 3 | SH-J1, SH-J2, SH-J3 | TE Connectivity | Shunt, 100mil, Gold plated, Black |
| 5016 | 5 | TP1, TP2, TP3, TP4, TP5 | Keystone | Test Point, Compact, SMT |
| 5015 | 2 | TP6, TP7 | Keystone | Test Point, Miniature, SMT |
| REF5050AIDGKT | 1 | U1 | Texas Instruments | Low Noise, Very Low Drift, Precision Voltage Reference, -40 to 125 degC, 8-pin VSSOP (DGK), Green (RoHS & no Sb/Br) |
| TPS7A4700RGW | 1 | U2 | Texas Instruments | 36-V, 1-A, 4.17-µVRMS, RF LDO Voltage Regulator, RGW0020A |
| OPA376AIDBVR | 1 | U3 | Texas Instruments | Low-Noise, Low Quiescent Current, Precision Operational Amplifier e-trim Series, DBV0005A |
| BR24G32FVT-3AGE2 | 1 | U8 | Rohm | I2C BUS EEPROM (2-Wire), TSSOP-B8 |
| OPA625IDBVR | 2 | U9, U10 | Texas Instruments | High-Bandwidth, High-Precision, Low THD+N, 16-Bit and 18-Bit Analog-to-Digital Converter (ADC) Drivers, DBV0006A |
| ADS8920BIRGER | 1 | U11 | Texas Instruments | 16-Bit, 1-MSPS SAR ADC with Integrated Reference Buffer, LDO, and Enhanced Serial Interface, RGE0024H |
| C0603C104J3RACTU | 0 | C9, C10, C17 | Kemet | CAP, CERM, 0.1 μF, 25 V, +/- 5%, X7R, 0603 |
| EMK212BJ475KG-T | 0 | C11 | Taiyo Yuden | CAP, CERM, 4.7 μF, 16 V, +/- 10%, X5R, 0805 |
| GRM188R71E105KA12D | 0 | C12 | MuRata | CAP, CERM, 1 μF, 25 V, +/- 10%, X7R, 0603 |
| ZRB18AD71A106KE01L | 0 | C14, C15, C24, C27, C28, C29, C52, C53 | MuRata | CAP, CERM, 10 μF, 10 V, +/- 10%, X7T, 0603 |
| C0603C100F5GAC7867 | 0 | C18 | Kemet | CAP, CERM, 10 pF, 50 V, +/- 1%, C0G/NP0, 0603 |
| C0603C224J3RAC7867 | 0 | C19, C54 | Kemet | CAP, CERM, 0.22 μF, 25 V, +/- 5%, X7R, 0603 |
| GRM188R71A105KA61D | 0 | C22 | MuRata | CAP, CERM, 1uF, 10V, +/-10%, X7R, 0603 |
| GRM21BR71A106KE51L | 0 | C25 | MuRata | CAP, CERM, 10uF, 10V, +/-10%, X7R, 0805 |
| GRM155R71C104KA88D | 0 | C30 | MuRata | CAP, CERM, 0.1 µF, 16 V, +/- 10%, X7R, 0402 |

| Bill of Materials, PCB Layout, and Schematics |
|---|
|---|

ADS8920BEVM-PDK 27

| Manufacturer Part Number | Qty | Reference Designators | Manufacturer | Description |
|-----------------------------|-----|---|-------------------|--|
| GRM32ER71A476KE15L | 0 | C33 | MuRata | CAP, CERM, 47 µF, 10 V, +/- 10%, X7R, 1210 |
| C2012X7S1A226M125AC | 0 | C55, C57 | TDK | CAP, CERM, 22 µF, 10 V, +/- 20%, X7S, 0805 |
| GMK212BJ474KG-T | 0 | C56 | Taiyo Yuden | CAP, CERM, 0.47 µF, 35 V, +/- 10%, X5R, 0805 |
| N/A | 0 | FID1, FID2, FID3, FID4, FID5, FID6 | N/A | Fiducial mark. There is nothing to buy or mount. |
| 102-1092-BL-00100 | 0 | H12 | CNC Tech | CABLE USB A MALE-B MICRO MALE 1M (Kit Item) |
| ERJ-2GE0R00X | 0 | R3, R4, R9, R13, R14, R18, R53, R61, R62 | Panasonic | RES, 0, 5%, 0.063 W, 0402 |
| RG1608P-102-B-T5 | 0 | R16, R29 | Susumu Co Ltd | RES, 1.00 k, 0.1%, 0.1 W, 0603 |
| RG1608P-4991-B-T5 | 0 | R17 | Susumu Co Ltd | RES, 4.99 k, 0.1%, 0.1 W, 0603 |
| RG1608P-2491-B-T5 | 0 | R22 | Susumu Co Ltd | RES, 2.49 k, 0.1%, 0.1 W, 0603 |
| ERJ-3RQFR22V | 0 | R25, R26 | Panasonic | RES, 0.22 ohm, 1%, 0.1W, 0603 |
| RG1608P-303-B-T5 | 0 | R27 | Susumu Co Ltd | RES, 30.0 k, 0.1%, 0.1 W, 0603 |
| RG1608P-4990-B-T5 | 0 | R30 | Susumu Co Ltd | RES, 499, 0.1%, 0.1 W, 0603 |
| CRCW06034R75FKEA | 0 | R31 | Vishay-Dale | RES, 4.75, 1%, 0.1 W, 0603 |
| ERJ-3RQFR22V | 0 | R36, R39 | Panasonic | RES, 0.22, 1%, 0.1 W, 0603 |
| ERJ-6GEYJ4R7V | 0 | R36 | Panasonic | RES, 4.7, 5%, 0.125 W, 0805 |
| LM7705MM/NOPB | 0 | U4 | Texas Instruments | Low Noise Negative Bias Generator, 8-pin Mini SOIC, Pb-Free |
| OPA378AIDBVT | 0 | U5 | Texas Instruments | Low-Noise, 900 kHz, RRIO, Precision Operational Amplifier, Zerø-Drift Series, 2.2 to 5.5 V, -40 to 125 degC, 5-pin SOT23 (DBV0005A), Green (RoHS & no Sb/Br) |
| OPA625IDBVR | 0 | U6 | Texas Instruments | High-Bandwidth, High-Precision, Low THD+N, 16-Bit and 18-Bit Analog-to-Digital Converter (ADC) Drivers, DBV0006A |
| REF6025AIDGK | 0 | U7 | Texas Instruments | High-Precision Voltage Reference with Integrated High-Bandwidth Buffer, DGK0008A |
| | | | | |



www.ti.com



7.2 PCB Layout

Figure 16 through Figure 19 illustrate the EVM PCB layout.




Figure 16. ADS8920BEVM PCB Layer 1: Top Layer






Figure 17. ADS8920BEVM PCB Layer 2: GND Plane






Figure 18. ADS8920BEVM PCB Layer 3: Power Planes








Figure 19. ADS8920BEVM PCB Layer 4: Bottom Layer

7.3 Schematics

Figure 20 through Figure 22 illustrate the EVM schematics.









Bill of Materials, PCB Layout, and Schematics




Figure 21. Schematic Diagram (Page 2) of the ADS8920BEVM PCB



Bill of Materials, PCB Layout, and Schematics




Figure 22. Schematic Diagram (Page 3) of the ADS8920BEVM PCB

STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.
 - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
 - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
 - 2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
 - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as mandated by government requirements. TI does not test all parameters of each EVM.
 - 2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.
- 3 Regulatory Notices:
 - 3.1 United States
 - 3.1.1 Notice applicable to EVMs not FCC-Approved:

This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210

Concerning EVMs Including Radio Transmitters:

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Concerning EVMs Including Detachable Antennas:

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

3.3 Japan

- 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。 http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_01.page
- 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of Japan to follow the instructions below with respect to EVMs:

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti_ja/general/eStore/notice_02.page
- 4 EVM Use Restrictions and Warnings:
 - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
 - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
 - 4.3 Safety-Related Warnings and Restrictions:
 - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
 - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
 - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

- 6. Disclaimers:
 - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
 - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
- 8. Limitations on Damages and Liability:
 - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS ANDCONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF POFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.
 - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ctivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated