

TPS62402-Q1 Pin Failure Mode Analysis (Pin FMA)



Table of Contents

1 Pin Failure Mode Analysis (Pin FMA).....	2
--	---

Trademarks

All trademarks are the property of their respective owners.

1 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the TPS62402-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see [Table 1-2](#))
- Pin open-circuited (see [Table 1-3](#))
- Pin short-circuited to an adjacent pin (see [Table 1-4](#))
- Pin short-circuited to supply (see [Table 1-5](#))

[Table 1-2](#) through [Table 1-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 1-1](#).

Table 1-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

[Figure 1-1](#) shows the TPS62402-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the TPS62402-Q1 data sheet.




Figure 1-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Assumption the device is running in the typical application, please refer to the 'Simplified Schematic' on the first page in the [TPS62402-Q1 data sheet](#).

Table 1-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
ADJ2	1	Output voltage regulated to VIN (100% mode)	B
MODE/DATA	2	Intended functionality	D
VIN	3	Device does not power up, no output voltage	B
FB1	4	100% duty cycle mode, output voltage follows the input voltage	B
DEF_1	5	Intended functionality	D
SW1	6	Potential device damage	A
EN1	7	Device is disabled, no output voltage	B
GND	8	Normal operation	D
EN2	9	Device is disabled, no output voltage	B
SW2	10	Potential device damage	A

Table 1-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
ADJ2	1	Undetermined output voltage behavior; open loop operation	B
MODE/DATA	2	Undetermined device operation	B
VIN	3	Device does not power up, no output voltage	B
FB1	4	100% or 0% duty cycle operation, no regulated output voltage. Output voltage either follows the input voltage or no output voltage.	B
DEF_1	5	Undetermined output voltage behavior	B
SW1	6	Device not functional, open loop operation	B
EN1	7	Device is either enabled or disabled. If enabled, output voltage is regulated to its nominal value. If disabled, no output voltage	B
GND	8	Device does not power up, no output voltage	B
EN2	9	Device is either enabled or disabled. If enabled, output voltage is regulated to its nominal value. If disabled, no output voltage	B
SW2	10	Device not functional, open loop operation	B

Table 1-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
ADJ2	1	2	Potential device damage	A
FB1	4	5	Wrong output voltage regulated	C
Sw1	6	7	Potential device damage	A
EN2	9	10	Potential device damage	A

Table 1-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
ADJ2	1	Potential device damage	A
MODE/DATA	2	Normal operation	D
VIN	3	Normal operation	D
FB1	4	Potential device damage	A
DEF_1	5	Normal operation	D
SW1	6	Potential device damage	A
EN1	7	Normal operation	D
GND	8	Device does not power up, no output voltage	B
EN2	9	Normal operation	D
SW2	10	Potential device damage	A

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated