Functional Safety Information

UCC21551-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for the UCC21551-Q1 (SOIC package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The UCC21551-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the UCC21551-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	26,27,31
Die FIT rate	3,3,5
Package FIT rate	23,24,26

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 10,100,300 mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS Digital, analog, or mixed	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the UCC21551-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
OUTA stuck low	15%
OUTB stuck low	15%
OUTA and OUTB stuck low	2%
OUTA stuck high	10%
OUTB stuck high	10%
DT out of specified range	3%
OUTA unknown or not in specified range	9%
OUTB unknown or not in specified range	9%
OUTA or OUTB stuck low	1%
OUTA or OUTB stuck high	1%
OUTA and/or OUTB unknown or not in specified range	15%
No effect or distribution less than 1%	10%

The FMD in Table 3-1 excludes short-circuit faults across the isolation barrier. Faults for short circuits across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

- The signal isolation component is OVC III according to IEC 61800-5-1. If a safety-separated extra low voltage (SELV) or protective extra low voltage (PELV) power supply is used, pollution degree 2 / OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
- 2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the UCC21551-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to Ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality
В	No device damage, but loss of functionality
С	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

Figure 4-1 shows the UCC21551-Q1 pin diagram. For a detailed description of the device pins please refer to the 'Pin Configuration and Functions' section in the UCC21551-Q1 datasheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Pin # 1-8, short to VCCI is considered for Short circuit to supply
- Pin # 14-16, short to VDDA is considered for Short circuit to supply
- Pin # 9-11, short to VDDB is considered for Short circuit to supply
- GND is assumed to be a ground plane on primary side
- Pin # 9-11, short to VSSB is considered for Short circuit to ground
- Pin # 14-16, short to VSSA is considered for Short circuit to ground
- Corner pin adjacent pin short, short to inner pin is considered
- Pin # 11 adjacent pin short to pin#14 is not considered

Submit Document Feedback

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	
INA	1	OUTA remains low.	В
INB	2	OUTB remains low.	В
VCCI	3	Device in reset. No positive power applied to device.	В



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
GND	4	No effect.	D
EN	5	EN function not available. The driver outputs are disabled.	В
DT	6	No dead time generated.	В
NC	7	No effect.	D
VCCI	8	Device in reset. No positive power applied to device.	В
VSSB	9	No effect.	D
OUTB	10	OUTB remains low. Possible damage to device.	Α
VDDB	11	OUTB remains low.	В
VSSA	14	No effect.	D
OUTA	15	OUTA remains low. Possible damage to device.	А
VDDA	16	OUTA remains low.	В

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
INA	1	OUTA remains low.	В
INB	2	OUTB remains low.	В
VCCI	3	No effect.	D
GND	4	Device in reset. OUTA/B do not respond to INA/INB.	В
EN	5	EN function not available. The OUTA/B are disabled.	В
DT	6	No dead time generated.	В
NC	7	No effect.	D
VCCI	8	No effect.	D
VSSB	9	OUTB remains unknown.	В
OUTB	10	OUTB disconnected from the system.	В
VDDB	11	OUTB remains unknown.	В
VSSA	14	OUTA remains unknown.	В
OUTA	15	OUTB disconnected from the system.	В
VDDA	16	OUTB remains unknown.	В

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to (Pin# + 1)	Description of Potential Failure Effect(s)	Failure Effect Class
INA	1	INB	INA/INB input level may be unknown.	В
INB	2	VCCI	OUTB remains high.	В
VCCI	3	GND	Device in reset.	В
GND	4	EN	EN function not available. OUTA/B are disabled.	В
EN	5	DT	No dead time generated. OUTA/B are allowed to turn on simultaneously.	В
DT	6	NC	No effect.	D
NC	7	VCCI	No effect.	D
VCCI	8	N/A		D
VSSB	9	OUTB	OUTB remains low. Device may be damaged.	Α
OUTB	10	VDDB	OUTB remains high. Device may be damaged.	Α
VDDB	11	VSSA	N/A	
VSSA	14	OUTA	OUTA remains low. Device may be damaged.	Α
OUTA	15	VDDA	OUTA remains high. Device may be damaged.	Α



Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin (continued)

Pin Name	Pin No.	Shorted to (Pin# + 1)	Description of Potential Failure Effect(s)	Failure Effect Class
VDDA	16	N/A		D

Table 4-5. Pin FMA for Device Pins Short-Circuited to supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
INA	1	OUTA remains high.	В
INB	2	OUTB remains high.	В
VCCI	3	No effect.	D
GND	4	Device in reset.	В
EN	5	No EN function. OUTA and OUTB are enabled.	В
DT	DT 6 No dead time generated.		В
NC	7	No effect.	D
VCCI	8	No effect.	D
VSSB	9	OUTB remains low.	В
OUTB	10	OUTB remains high. Device may be damaged.	А
VDDB	11	No effect.	В
VSSA	14	OUTA remains low.	В
OUTA	15	OUTA remains high. Device may be damaged.	Α
VDDA	16	No effect.	D

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated