

How to Identify Allocated Power at PD Through TPH, TPL, and \overline{BT} Pins



The state of TPH, TPL and \overline{BT} pins are used to provide information relative to the PSE Type (1-2 or 3-4) and its available power. [Table 1](#) lists the encoding corresponding to various combinations of PSE Types, PD Classes and the allocated power levels when a PSE is able to supply the full PD requested power. [Table 2](#) corresponds to cases where the PSE's available power is lower than what the PD is requesting, and the resulting power that is allocated at the PD. This scenario where a PSE allocates less power to PD than what the PD requested is called Power Demotion, and PD's are required by the IEEE 802.3bt standard to support this.

Note: to simplify this content, this document only focuses on Single Signature PDs, but the same application of the TPH/TPL/ \overline{BT} pin statuses can be applied to each channel of a Dual Signature load.

[Table 1](#) describes the condition when PSE's available power (as configured by register 0x29 in TI's Type 3 / Type 4 PSEs) is equal to or exceeds the PD's requested class. [Table 1](#) is only applicable for TPS2372 and TPS2373 family. For other product, please review its data sheet.

[Table 2](#) describes the conditions when a PD presents a classification level is greater than the PSE's available power (as configured in register 0x29 with TI's Type 3 and Type 4 PSEs).

The PD system is required to have intelligence to identify PSE port's power capability through the TPH and TPL pins to determine how much power the load can draw before start drawing any load. The PD is not allowed to draw more power than allocated power at PD based on IEEE802.3bt standard.

The steps should look similar to the following:

1. PD side's MCU should already know PD's class level and expected TPH/TPL/ \overline{BT} pin status according to [table 1](#). Note: class 0-4 PDs can have 2 valid pin statuses as Type 1, 2, and 3 PSEs have class overlaps.
2. Upon power on and before drawing any load (MPS should be applied to keep PSE port on), the PD

side's MCU should read the TPH/TPL/ \overline{BT} pin status and compare this with its expected status based on its designed class level.

- a. If the pin status matches the expected values from [Table 1](#), it means the PSE has enough power capability to support the full PD load. The PD may then apply its full load after inrush (note: the power can't exceed the Pclass).
- b. If the TPH/TPL/ \overline{BT} status doesn't match the expected values in [table 1](#), then compare the pin status with [Table 2](#) and determine how much power has been allocated. The max power the PD can draw after inrush then becomes the allocated power at PD.

Example 1: PSE available power > PD requested power

PD is class 6, PSE is Type 4 and PSE's available power is set to 90W

Step 1: PD controller is set to class 6 through Class resistors. From [Table 1](#), the expected TPH/TPL/ \overline{BT} pins status of class 6 if PSE has enough power would be Low - High - Low.

Step 2: PSE sees PD class level is lower than PSE's 90W (Class 8) available power, the PSE sends 4-finger classification, and the actual pin status is Low-High-Low which matches the expected pin status. So the PD is able to apply its full load (max 51W) after inrush.

Example 2: PSE available power < PD requested power

PD is class 6, PSE is Type 3, but the PSE port's available power is set to 45W.

Step 1: PD controller is set to class 6 through class resistors. From [Table 1](#), the expected TPH/TPL/ \overline{BT} pins status for class 6 if PSE has enough power would be Low - High - Low.

Step 2: Since the PSE sees the PD's requested class level is higher than the PSE's 45W (Class 5) available power. The PSE will only send a 2 or 3 finger classification, and the actual TPH/TPL/ \overline{BT} pin status

will be High-Low-Low which doesn't match the expected pin status.

Step 3: Find the allocated power at PD in table 2 for High-Low-Low which is 25.5W. So, the PD can't draw more than 25.5W after inrush.

Example 3: PSE available power < PD requested power

PD is class 7, PSE is Type 3, but the PSE port's available power is set to 60W.

Step 1: PD controller is set to class 7 through class resistors. From [Table 1](#), the expected TPH/TPL/BT

pins status of class 7 if PSE has enough power should be Low-Low-Low.

Step 2: Since the PSE sees the PD's requested class level is higher than the PSE's 60W (Class 6) available power. The PSE will only send a 4-finger classification, and the actual TPH/TPL/BT pin status will be Low-High-Low which doesn't match the expected pin status.

Step 3: Find the allocated power at PD in [Table 2](#) for Low-High-Low which is 51W. So, the PD can't draw more than 51W after inrush.

Table 1. TPH, TPL, BT and Allocated Power Truth Table

PSE Type	PD class	Number of class cycles	Allocated power at PD(W)	TPH	TPL	BT (*)	Note
1-2	0	1	12.95	High	High	High	
1-2	1	1	3.84	High	High	High	
1-2	2	1	6.49	High	High	High	
1-2	3	1	12.95	High	High	High	
2	4	2	25.5	High	Low	High	
3-4	0	1	12.95	High	High	Low	
3-4	1	1	3.84	High	High	Low	
3-4	2	1	6.49	High	High	Low	
3-4	3	1	12.95	High	High	Low	
3-4	4	2-3	25.5	High	Low	Low	
3-4	5	4	40	Low	High	Low	
3-4	6	4	51	Low	High	Low	
4	7	5	62	Low	Low	Low	Not applicable for Type 3 PDs
4	8	5	71	Low	Low	Low	Not applicable for Type 3 PDs

Table 2. Power Demotion Cases

PSE Type	PSE Available Power (W)	PD class	Number of class cycles	Allocated power at PD(W)	TPH	TPL	BT(*)
1-2	15.4	4-8	1	12.95	High	High	High
2	30	5-8	2	25.5	High	Low	High
3-4	15.4	4-8	1	12.95	High	High	Low
3-4	30	5-8	2,3	25.5	High	Low	Low
3-4	60	7-8	4	51	Low	High	Low

Table 1 and Table 2's (*):The BT output is not required to indicate how much power is allocated to the PD by an IEEE802.3bt compliant PSE. However, it gives additional information on the Type of PSE that is connected.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated