



1 Startup

The photo below shows the **15V#1 and 5V#1** output voltage startup waveform, measured at TP2 and TP11, after the input voltage is applied. Vin = 24V, Iout = **0A**. (5V/DIV, 5mS/DIV)




The photo below shows the **15V#1 and 5V#1** output voltage startup waveform, measured at TP2 and TP11, after the input voltage is applied. Vin = 24V, Iout = **0.15A**. (5V/DIV, 5mS/DIV)






The photo below shows the **15V#2 and 5V#2** output voltage startup waveform, measured at TP16 and TP20, after the input voltage is applied. Vin = 24V, Iout = **0A**. (5V/DIV, 5mS/DIV)



The photo below shows the **15V#2 and 5V#2** output voltage startup waveform, measured at TP16 and TP20, after the input voltage is applied. Vin = 24V, Iout = **0.15A**. (5V/DIV, 5mS/DIV)





2 Cross Regulation and Efficiency


Cross regulation data for +15V#1/+5V#1 and +15V#2/+5V#2 converters are shown in the table below. All other outputs are operating and unloaded. The efficiency data is for the entire board, but only one set of outputs are loaded. Efficiency data is shown before (Vunreg) and after (Vreg) the linear regulators.

		V unreg	Vout	lout	V unreg	Vout	lout	Vunreg	Vreg
Vin	lin	+15V#1	+15#1	+15V#1	+5V#1	+5#1	+5V#1	Eff	Eff
21.5642	0.1806	15.98	14.83	0.1499	5.95	5.004	0.1532	0.849	0.76
21.5732	0.1335	15.98	14.83	0.1500	7.03	5.016	0	0.832	0.77
21.5843	0.0624	17.31	14.86	0	5.95	5.005	0.1532	0.676	0.56
21.5918	0.0154	17.31	14.86	0	7.07	5.016	0	0.000	0.00
24.0121	0.1821	17.89	14.83	0.1499	6.69	5.004	0.1532	0.848	0.68
24.0193	0.1349	17.90	14.83	0.1499	7.84	5.016	0	0.828	0.68
24.0300	0.0637	19.12	14.86	0	6.70	5.004	0.1532	0.671	0.50
24.0371	0.0167	19.13	14.86	0	7.88	5.016	0	0.000	0.00
26.4157	0.1833	19.77	14.83	0.1499	7.43	5.004	0.1532	0.847	0.61
26.4225	0.1361	19.78	14.83	0.1499	8.62	5.016	0	0.825	0.61
26.4328	0.0650	21.23	14.86	0	7.43	5.004	0.1532	0.663	0.44
26.4396	0.0179	21.28	14.86	0	8.67	6.016	0	0.000	0.00
		V unreg	Vout	lout	V unreg	Vout	lout		
Vin	lin	+15V#2	+15#2	+15V#2	+5V#2	+5#2	+5V#2		
21.5682	0.1920	15.97	14.93	0.1508	5.98	5.057	0.1548	0.805	0.73
21.5754	0.1390	16.11	14.93	0.1508	6.59	5.064	0.1510	0.810	0.75
21.5851	0.0675	17.06	14.95	0	6.12	5.058	0.1548	0.650	0.53
21.5921	0.0150	18.47	14.95	0	7.14	5.064	0	0.000	0.00
					6.70				
24.0132	0.1920	17.95	14.93	0.1508	6.79	5.057	0.1548	0.815	0.65
24.0204	0.1403	18.11	14.93	0.1509	7.42	5.063	0	0.811	0.66
24.0301	0.0685	19.10	14.95	0	6.94	5.057	0.1548	0.653	0.47
24.0371	0.0165	20.56	14.95	0	8.01	5.064	0	0.000	0.00
26.4161	0.1935	19.91	14.93	0.1509	7.60	5.055	0.1547	0.818	0.59
26.4232	0.1415	20.07	14.93	0.1509	8.24	5.063	0	0.810	0.60
26.4328	0.0698	21.11	14.95	0	7.75	5.055	0.1547	0.650	0.42
26.4398	0.0179	22.62	14.95	0	8.86	5.063	0	0.000	0.00



3 Output Ripple Voltage

The output ripple voltage is shown in the figure below. The image was taken with the 5V#1 output loaded to 0.15A and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)



The output ripple voltage is shown in the figure below. The image was taken with the 15V#1 output loaded to 0.15A and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)

	-
~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
BRLACIM Timebase -15) µs Trigger (



The output ripple voltage is shown in the figure below. The image was taken with the 5V#2 output loaded to 0.15A and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)

										-												
			18 93		-	28 32				-				10 5								
										-			 									
										1												
										-			 									
										1												
		•2 (x	-e (a	•0 05			-8	•0.0	6 - 12		3	-0.05	-0		1.08	-8. 9			3	-2 B	к на	(8)
BwL AC1N	7				2					25	3						3	Timet		15.0	riggo	


The output ripple voltage is shown in the figure below. The image was taken with the 15V#2 output loaded to 0.15A and the input voltage set to 26.4V. (20mV/DIV, 5uS/DIV)

					 	10 IN 10
		1				
				4 11		
	 		+			
BwL AC1M 20.0 mV/div					Timebase -15.0 µ: 5.00 µs/di 100 kS 2.00 GS/s	v Stop 0.




4 Load Transients

The photo below shows the **5V#1** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A. Vin = 24V. (50mV/DIV, 100mA/DIV, 200uS/DIV)




The photo below shows the **15V#1** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A. Vin = 24V. (50mV/DIV, 100mA/DIV, 200uS/DIV)






The photo below shows the **5V#2** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A. Vin = 24V. (50 mV/DIV, 100 mA/DIV, 200 uS/DIV)




The photo below shows the **15V#2** output voltage (ac coupled) when the load current is stepped between 0A and 0.15A. Vin = 24V. (50mV/DIV, 100mA/DIV, 200uS/DIV)






5 Switch Node Waveforms

The photo below shows the switch node voltages of 15V#1 and 5V#1, measured at TP4 and TP12 and the PHASE clock signal. Vin = 21.6V, Iout = 0A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of 15V#1 and 5V#1, measured at TP4 and TP12 and the PHASE clock signal. Vin = 21.6V, Iout = 0.15A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)






The photo below shows the switch node voltages of 15V#1 and 5V#1, measured at TP4 and TP12 and the PHASE clock signal. Vin = 26.4V, Iout = 0A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of 15V#1 and 5V#1, measured at TP4 and TP12 and the PHASE clock signal. Vin = 26.4V, Iout = 0.15A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)






The photo below shows the switch node voltages of 15V#2 and 5V#2, measured at TP18 and TP25 and the PHASE clock signal. Vin = 21.6V, Iout = 0A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of 15V#2 and 5V#2, measured at TP18 and TP25 and the PHASE clock signal. Vin = 21.6V, Iout = 0.15A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)






The photo below shows the switch node voltages of 15V#2 and 5V#2, measured at TP18 and TP25 and the PHASE clock signal. Vin = 26.4V, Iout = 0A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)




The photo below shows the switch node voltages of 15V#2 and 5V#2, measured at TP18 and TP25 and the PHASE clock signal. Vin = 26.4V, Iout = 0.15A. (PHASE is 5V/DIV, 10V/DIV, 2uS/DIV)





6 Photo


The photo below shows the PMP11373 REVB evaluation board.






7 Thermal Image

The thermal image below shows the temperature rise with 24Vin and 15V#1 @ 0.15A and 5V#1 @ 0.15A, with no airflow. All other outputs are unloaded.



The thermal image below shows the temperature rise with 24Vin and 15V#2 @ 0.15A and 5V#2 @ 0.15A, with no airflow. All other outputs are unloaded.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated