TI Designs Data Concentrator Reference Design for Smaller AMI Networks Reduces Infrastructure Cost

Texas Instruments


Description

This design implements a lightweight powerline communication (PLC) data concentrator (DC) solution integrated with an Ethernet repeater feature. A power grid network is static, which means that once the end nodes are installed the number of nodes to be supported by a DC is fixed. Electric utilities often have many feeder lines with a small number of end consumers. It is not cost-effective to install a highperformance DC solution capable of supporting a large number of end nodes for these feeders. This design offers a low-cost PLC DC solution to support smaller networks with an Ethernet repeater (or edge router) feature to interconnect the local PLC network to an Ethernet-based backbone network so that a control center can control the PLC end-nodes directly.

Resources

TIDM-MINI-DC
TM4C1294NCPDT
TMS320F28375S
AFE032
EK-TM4C1294XL
TIDM-SOMPLC-FCC
TI-PLC-G3-FCC-SN

Design Folder Product Folder Product Folder Product Folder Tools Folder Tools Folder Tools Folder





- Supports a Network up to 32 Nodes With Lightweight Data Concentrator Solution Using Same Platform as PLC Service Nodes
- Extends Network Coverage With PLC and Ethernet Repeater (or Edge Router) Feature Interconnecting Ethernet and PLC Networks
- TM4C1294 is Single-Chip Microcontroller (MCU) Device Integrated with Ethernet MAC and PHY
- Supports Both CENELEC-A and FCC Frequency Bands With Mini-DC Solution Based on TMS320F28375S and AFE032

Applications

- Ethernet Repeater
- Data Concentrator
- Power Line Communications





An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

All trademarks are the property of their respective owners.

1 System Overview

1.1 System Description

This design provides a low-cost power line communication (PLC) data concentrator (DC) solution integrated with Ethernet repeater feature. This design is built on top of the existing TI PLC solution capable of running as mini-DC supporting a small number (up to 32 nodes) of PLC end nodes. By virtue of TM4C1294 MCU integrated with Ethernet MAC and PHY (10 and 100 Mbps), this design covers PLC and Ethernet repeater feature, an essential technology in the gateway design in smart grid networks, which allows interconnection between the local PLC network to an Ethernet-based backbone network so that the system operator control center in the backbone network can control and monitor PLC end nodes directly. Another advantage is improved network coverage by using Ethernet communication across transformers at distribution substations or other locations in the smart grid. Transitioning PLC data onto an Ethernet network can also help in high-rise building environments where there is often significant background noise, interference, and attenuation on the PLC networks.

Figure 1 shows the system architecture. The ARM[®] Cortex[®]-M4 processor in the TM4C1294 MCU is the core running the Ethernet and PLC repeater application as well as the communication drivers for the Ethernet and PLC. For the system design, the TM4C1294 MCU connects to the C2000 PLC MCU through universal asynchronous receiver/transmitter (UART). The PLC MCU is loaded with the G3-PLC stacks. The PLC communication driver in the Cortex-M4 configures the G3-PLC stacks as mini-DC. The Ethernet and PLC repeater application is running on top of Ethernet and PLC communication drivers, and the primary task is to convert frame formats before transmitting over each network and interconnecting PLC and Ethernet networks by forwarding incoming frames from one network to the another network.




Figure 1. System Architecture

1.2 Block Diagram

2


Figure 2 shows the block diagram. The primary devices for this design are the TM4C1294NCPDT (or TM4C1294KCPDT with smaller flash of 512KB), TMS320F28375S, and AFE032. The TM4C1294x includes ARM Cortex-M4 used for applications and Ethernet and PLC drivers. The TMS320F28375S with AFE032 (PLC analog front-end) is for PLC. The AC-DC power supply unit (PSU) subsystem is not covered in this TI Design but is a key subsystem for end products, which will be discussed in Section 1.3.4.

For this design, these devices were chosen due to:

- The TM4C1294x integrates 10- and 100-MB Ethernet MAC+PHY with a powerful 120-MHz 32-bit ARM Cortex-M4F MCU and sufficient peripheral options.
- The TMS320F28375S provides optimized PLC OFDM performance with VCU-II and allows programmable flexible PLC design upgradable to different PLC solutions without hardware modification. Additionally, this device can support both CENELEC-A and FCC bands.



 AFE032 analog front-end to provide high reliability in PLC applications by monolithic integrated circuit with thermal and overcurrent protection, and to support frequency bands up to 500 kHz.



Copyright © 2016, Texas Instruments Incorporated

Figure 2. Block Diagram

1.3 Highlighted Products

1.3.1 TM4C1294x


Tiva[™] ARM[®] C-Series MCUs integrate a large variety of rich communication features to enable a new class of highly connected designs with the ability to allow critical, real-time control between performance and power. The MCUs feature integrated communication peripherals along with other high-performance analog and digital functions to offer a strong foundation for many different target uses, spanning from human machine interface to networked system management controllers.

In addition, Tiva ARM C-Series MCUs offer the advantages of ARM's widely available development tools, system-on-chip (SoC) infrastructure, and a large user community. Additionally, these MCUs use ARM's Thumb[®]-compatible Thumb-2 instruction set to reduce memory requirements, which also lowers the cost. Finally, the TM4C1294NCPDT MCU is code-compatible to all members of the extensive Tiva C-Series, which provides flexibility to fit precise requirements. Figure 3 shows a high-level block diagram of the TM4C1294NCPDT MCU.

3



System Overview



Copyright © 2016, Texas Instruments Incorporated

Figure 3. TM4C1294NCPDT MCU High-Level Block Diagram



1.3.1.1 ARM[®] Cortex[®]-M4F Processor

The ARM Cortex-M4F processor is built on a high-performance processor core with a three-stage pipeline Harvard architecture, which makes it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, which provides high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic, and dedicated hardware division. To facilitate the design of cost-sensitive devices, the Cortex-M4F processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M4F processor implements a version of the Thumb instruction set based on Thumb-2 technology, which ensures high code density and reduced program memory requirements. The Cortex-M4F instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high-code density of 8-bit and 16-bit MCUs. The Cortex-M4F processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The TM4C1294NCPDT NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which remove code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 4. CPU Block Diagram

1.3.1.2 Ethernet Controller

Figure 5 shows the block diagram of the Ethernet MAC with an integrated PHY interface.




Figure 5. Ethernet MAC With Integrated PHY Interface

1.3.2 TMS320F28375S

6

The Delfino[™] TMS320F2837xS is a powerful 32-bit floating-point MCU designed for advanced closedloop control applications such as industrial drives and servo motor control, solar inverters and converters, digital power, transportation, and power line communications. Complete development packages for digital power and industrial drives are available as part of the powerSUITE and DesignDRIVE initiatives.

The real-time control subsystem is based on TI's 32-bit C28x floating-point CPU, which provides 200 MHz of signal processing performance. The C28x CPU is further boosted by the new TMU accelerator, which enables fast execution of algorithms with trigonometric operations common in transforms and torque loop calculations, and the VCU accelerator, which reduces the time for complex math operations common in encoded applications.


The F2837xS MCU family features a CLA real-time control coprocessor. The CLA is an independent 32-bit floating-point processor that runs at the same speed as the main CPU. The CLA responds to peripheral triggers and executes code concurrently with the main C28x CPU. This parallel-processing capability can effectively double the computational performance of a real-time control system. By using the CLA to service time-critical functions, the main C28x CPU is free to perform other tasks, such as communications and diagnostics.

The TMS320F2837xS supports up to 1MB (512KW) of onboard flash memory with error correction code (ECC) and up to 164KB (82KW) of SRAM. Two 128-bit secure zones are also available on the CPU for code protection.

Performance analog and control peripherals are also integrated on the F2837xS MCU to further enable system consolidation. Four independent 16-bit ADCs provide precise and efficient management of multiple analog signals, which ultimately boosts system throughput. The new sigma-delta filter module (SDFM) works in conjunction with the sigma-delta modulator to enable isolated current shunt measurements. The comparator subsystem (CMPSS) with windowed comparators allows for protection of power stages when current limit conditions are exceeded or not met. Other analog and control peripherals include DACs, PWMs, eCAPs, eQEPs, and other peripherals.



Peripherals such as EMIFs, CAN modules (ISO11898-1 and CAN 2.0B-compliant), and a new uPP interface extend the connectivity of the F2837xS. The uPP interface is a new feature of the C2000[™] MCUs and supports high-speed parallel connection to field programmable gate arrays (FPGAs) or other processors with similar uPP interfaces. Lastly, a USB 2.0 port with MAC and PHY lets users easily add universal serial bus (USB) connectivity to their application. Figure 6 shows the CPU system and associated peripherals.



Copyright © 2016, Texas Instruments Incorporated



1.3.3 AFE032

The AFE032 is a low-cost, integrated, power-line communications (PLC), and analog front end (AFE) device capable of transformer-coupled connections to the power-line while under the control of a digital signal processor (DSP) or MCU. This device is ideal for driving high-current, low-impedance lines up to 1.9 A into reactive loads.

The integrated receiver is able to detect signals down to 10 μ V_{RMS} (G3-FCC mode) and is capable of a wide range of gain options to adapt to varying input-signal conditions. The monolithic integrated circuit provides high reliability in demanding power-line communication applications. The AFE032 transmit power amplifier operates from a single supply in the range of 7 to 24 V. At typical load current (I_{OUT} = 1.5 A_{PEAK}), a wide output swing provides a 12-V_{PP} capability with a nominal 15-V supply.

The device is internally-protected against overtemperature and short-circuit conditions. The device also provides a selectable current limit. An interrupt output is provided, which indicates current limit, thermal limit, and undervoltage. A shutdown pin is also available, which can quickly place the overcurrent protection device into the lowest-power state. Each functional block can be enabled or disabled to optimize power dissipation through the serial peripheral interface (SPI).

The AFE032 is housed in a thermally-enhanced, surface-mount PowerPAD[™] QFN-48 package. Operation is specified over the extended industrial junction temperature range of –40°C to 125°C. Figure 7 shows the functional block diagram.



System Design Theory

www.ti.com




Figure 7. AFE032 Functional Block Diagram

1.3.4 AC-DC Power Supply Unit (PMP7146)

The PMP7146 reference power supply design is to convert AC to DC power to feed to digital devices on end-product design. The PMP7146 design offers various DC output power options and, depending on the power levels applicable to the end-product, the AC-DC power supply design can be easily modified. Additionally, this design considers PLC performance in terms of the operating frequency for the switching parts of the power supply that should not fall into the PLC frequency bands, the main filter design of the PSU that should not attenuate the PLC signal, and sufficient power supply to the PLC modem in low-impedance condition.

The key ICs composed of the PSU design are the LM5021-2, TPS54040, TPS76933, and TPS62260. The details of the power supply unit (PSU) design such as the BOM, design files, and test results can be found in the PMP7146 reference design.

2 System Design Theory

Several considerations were taken into account when defining this design with the main focus on all of the followings:

- Low system design cost with mini-DC feature support
- To support mini-DC features over universal PLC frequency bands (CENELEC-A and FCC)

2.1 System Cost

This design targets at support mini-DC feature in small networks with lower cost compared to the highperformance DC reference design (TIDEP0006). The TM4C1294x ARM Cortex-M4F MCU integrated with Ethernet MAC and PHY reduces the total bill of materials (BOM) cost because it does not require Ethernet PHY, external flash, memory, and power management IC. The TM4C1294NCPDT is the MCU used for this design but depending on end-product flash requirement, the system cost can be lower by selecting pin-to-pin compatible TM4C1294KCPDT (with 512-KB flash and 256-KB SRAM). In addition, the TM4C1294x MCU supports enough external interfaces, which makes easy to extend the design to support additional communications, sensors and so on.

2.2 Mini-DC Features Support

The TMS320F28375S is the MCU that supports mini-DC feature over CENELEC-A and FCC frequency bands. The PLC firmware loaded on the MCU can be configured to run as mini-DC. The AFE032 is an analog front-end for PLC that supports up to 500 kHz frequency bands, which is required to support FCC frequency band.

3 Getting Started Hardware and Software

3.1 Hardware

The TIDM-MINI-DC design is built with two standard EVMs: EK-TM4C1294XL (Figure 8) and TIDM-SOMPLC-FCC (Figure 9). To run PLC for this design, plug in the TIDMSOMPLC-FCC SOM module on a PLC docking board. The docking board can be separately obtained by purchasing TMDSPLCKITV4-ARIB or TMDSPLCKITV4-CEN and replacing the SOM with the TIDMSOMPLC-FCC. The TMDSPLCKITV4 is shown in Figure 10.

To run the demonstration described in Section 4 requires having two EK-TM4C1294XL EVMs, two TIDM-SOMPLC-FCC SOMs, and two PLC docking boards. Table 1 summarizes the required EVMs to purchase.

EVM	QUANTITY	NOTE
EK-TM4C1294XL	2	-
TIDM-SOMPLC-FCC	2	-
TMDSPLCKITV4-ARIB (or TMDSPLCKITV4-CEN)	1	A single kit includes two modems (docking boards)






Figure 8. EK-TM4C1294XL



Figure 9. TIDM-SOMPLC-FCC





Figure 10. TMDSPLCKITV4 EVM

3.1.1 **Hardware Configuration**

The TIDM-MINI-DC design is based on two standard EVMs. The design requires UART connection between the EK-TM4C1294XL and TMDSPLCKITV4 EVM: UART_TX, UART_RX, and GND, which is for PLC communication between host application and PLC modem. There are multiple UART pin connection options in the EVMs but Figure 11 shows a working example. The M3:P2-12 (PLC_SCIA_TX) pin is connected to X1-12 (UART RX) in the EK-TM4C1294XL EVM, and M3:P2-14 (PLC_SCIA_RX) to X1-14 (UART TX) in the EK-TM4C1294XL EVM. One of the GND pins on J2 in TMDSPLCKITV4 EVM, shown in Figure 11, is connected to TP14 in EK-TM4C1294XL.




Figure 11. Working Example: UART Connection Between TMDSPLCKITV4 and EK-TM4C1294XL

As shown in Figure 12, additional configuration change is SW2 position to OFF. Turning off the SW2 blocks UART communication with the mini-USB port in TMDSPLCKITV4. Thus, it allows the TMDSPLCKITV4 EVM to have the UART connection to the external devices through the M3 module (shown in Figure 11) only.






Figure 12. SW2 Position in TMDSPLCKITV4 EVM

3.2 Software

This TI design provides a Code Composer StudioTM (CCS) software example $(TI_Mini_Data_Concentrator_Example)$ including Ethernet repeater application, Ethernet driver, and PLC host driver. This section covers details of the example software architecture and is followed by how to build and flash the CCS project.

The prerequisite to build the software example is to install CCS v6.1.2 (or above) with the software update (select $Help \rightarrow Check$ for Updates in the CCS top menu) and TivaC TI-RTOS v2.16.0.08 (TI-RTOS-MCU). The TI-RTOS version to be installed can be checked in the RTSC menu (right click on the example CCS project and then property \rightarrow General) as shown in Figure 13. Once installed, the TI-RTOS for TivaC examples can be found by selecting *View* \rightarrow *Resource Explorer*. The *Mini_Data_Concentrator_Example* CCS project was built upon the reference examples of *uartecho_EK_TM4C1294XL* (under *UART examples*) and *udpEchoIPv6_EK_TM4C1294XL* CCS projects (under *Ethernet examples*) in the directory of the EK-TM4C1294XL evaluation kit. Figure 14 shows snapshot of the example projects on CCS.

Properties for Mini_Data_Concer	ntrator_Example	
type filter text	General	← → ⇒ ▼
 > Resource General 4 Build 4 ARM Compiler Processor Options 	Configuration: Debug	nage Configurations
Optimization	🖾 Main 🗖 RTSC	
Include Options MISRA-C:2004	XDCtools version: 3.32.0.06_core	•
ULP Advisor	🛋 Products and Repositories 🏼 🍫 Order	
> Advanced Options > ARM Linker ARM Hex Utility [Disabled] > XDCtools Debug	▶ ➡ TI-RTOS for CC13XX and CC26XX ▶ ➡ TI-RTOS for CC32XX ▶ ➡ TI-RTOS for MSP43x ✔ ➡ TI-RTOS for TivaC ♥ ➡ TI-RTOS for TivaC ♥ ➡ XDAIS ■ ♥ Conter Repositories ♥ ● \$(TARGET_CONTENT_BASE} [C:/TI/ccsv6/ccs_base]	Add Edit Remove Select All Deselect All
	Target ti.targets.arm.elf.M4F Platform: ti.platform s.tiva:TM4C1294NCPDT Build-profile: release	
Show advanced settings	ОК	Cancel

Figure 13. CCS[™] Property for Mini_Data_Concentrator_Example



🗟 main.c 🛛 🔁 Idle.c 🔹 bootasm 🛛 🥥 TI Rese	purce Explorer 🛛	- 8
Packages: All 🔹 🕼 Devices: All	▼ Topics: All ▼	*
enter search keyword	Address:	-
🔺 🖶 TI-RTOS for TivaC	A	
🎯 Release Notes	Ethernet	Examples
🎯 Docum entation Links	Ethernet	Examples
🔺 ữ Tiva C Series	Ethernet example pro	ojects for EK-TM4C1294XL Evaluation Kit
▷ 🦉 Tiva TM4C123GH6PM		
🔺 🏴 Tiva TM4C1294NCPDT		
🔺 💖 EK-TM4C1294XL Evaluation Kit		
🔺 💖 Driver Examples		
Solution State		
🔺 💖 TI Driver Examples		
🖻 💖 Empty Examples		
🖻 💖 FatEs Examples		
> 💖 GPIO Examples		
> 💖 I2C Examples		
> 💖 PWM Examples		
> 💖 SPI Examples	=	
VART Examples		
🖻 💖 USB Examples		
Watchdog Examples		
Instrumentation Examples		
Vernel Examples		
A State Network Examples		
Solution Set		
TI Network Examples		
States and the state of the		
PPP Examples		
ViFi Examples	v	

Figure 14. Ethernet Example Project in CCS™ TI Resource Explorer

3.2.1 The Mini_Data_Concentrator Example

The CCS project provided acts as a working example that can be baseline software for end-product development. Note that the example software does not consider optimizing software in terms of performance, code size, and memory usage.

The example runs based on TI-RTOS in the ARM Cortex-M4 core. For PLC, the host driver is built to work with the G3-PLC system in the F28375S DSP. The default configuration is FCC frequency band, TMR (*Tonemap Request*) enabled, and the TX level of 0x20 (maximum). The Ethernet driver reuses most of the network interface management unit (NIMU) and the network developer's kit (NDK) software embedded in the TI-RTOS Ethernet examples but activates Ethernet MAC and PHY stacks only to enable Ethernet and PLC repeater. The default Ethernet PHY configuration is full-duplex at 10 Mbps.

The example project contains two CCS build configurations of *Debug* and *Debug_Test_Server*. The discussion in this Section is mostly for the Debug configuration mode. The example project with *Debug_Test_Server* was created to emulate an Ethernet control center for demonstration purpose only. The details will be discussed in Section 3.2.1.6.

The PLC configuration is set in the *init_plcHanlder()* in *g3_plc.c.* The configuration includes G3-PLC long address, PAN ID, short address, G3-PLC TX and RX parameters, and pre-defined IPv6 and UDP header information. The default FCC frequency band can be switched to CENELEC-A band by changing the variable of *plcHandle.g3ToneMaskSelection* from *TONEMASK_FCC_FULL_BAND* to *TONEMASK_CENELEC_A_36*.

The maximum number of nodes supported by the *Mini_Data_Concentrator_Example* is configured to 32 in *g3_plc.h.* This number of nodes can be also modified to a bigger number if the G3-PLC mini-DC is capable of supporting more nodes. The example project implements the Ethernet repeater application that forwards PLC data through the Ethernet link or vice versa. The overall software architecture consists of five tasks: *uartRxTask*, *PLCStateMachineTask*, *emacTxTask*, *EMAC_handlePackets* (SWI), and *PLCTxTask*.

3.2.1.1 uartRxTask

The *uartRXTask* processes PLC messages received from the PLC modem. The task waits for six-byte PLC message header that contains host message type, payload length, and header CRC. If the CRC passes, the task extracts remaining bytes including payload CRC, payload subheader, and payload. If the payload CRC passes and the message is not application data then the task passes the message to the *PLCStateMachineTask* to update PLC state machine. If the received message is application data, this task copies the data in a static buffer and then signals to *emacTxTask* through the *EmacTxMbox* (mailbox) to forward the data to the Ethernet link.

3.2.1.2 PLCStateMachineTask

The *PLCStateMachineTask* maintains G3-PLC mini-DC state machine. When powered on, the *PLCStateMachine* task initializes G3-PLC modem through host message exchanges with the pre-defined configuration and then starts a G3-PLC network as mini-DC with the predefined PAN ID. Once all steps are complete, the task changes the state machine to NORMAL state, which is ready to send and receive application data. Additionally, this task maintains G3-PLC node entries joined to the network. This example covers basic message sequences to configure C2000 G3-PLC modem and to maintain the G3-PLC node entries.

3.2.1.3 emacTxTask

The *emacTxTask* waits for a mailbox message of *SEND_EMAC_DATA*. Once the task receives the mailbox message from the *uartRxTask*, it prefixes the Ethernet MAC header (source and destination MAC address and the type field of IPv6) to the application data and then sends the frame through the Ethernet link.

3.2.1.4 PLCTxTask

The *PLCTxTask* waits for mailbox messages of *SEND_PLC_DATA* and *RETX_PLC_DATA*. If the task receives a message, it sends the data over UART to the PLC modem for PLC transmissions and then copies the data into *PLC_HoldQueue* for retransmission in case transmission errors occur. The *RETX_PLC_DATA* message can be received when the transmission fails due to PLC communication errors or the task does not receive confirmation message till timeout. When retransmission happens, the task simply re-sends the data in the *PLC_HoldQueue* through the UART.

3.2.1.5 EMAC_handlePackets

EMAC_handlePackets is a SWI task. The primary task is to parse and forward the received Ethernet MAC frames. The first step is to check if the received Ethernet frame is valid by checking the Ethernet MAC header and frame size. If it passes and the PLC state is NORMAL, the SWI task copies the data into the *PLCTxBuffer*, conveys the information to *PLCTxTask* through the mailbox post, and then removes the received frame.

3.2.1.6 Ethernet Test Server Project

The test server project can be built with build configuration of *Debug_Test_Server* in the *Mini_Data_Concentrator_Example* CCS project as shown in Figure 15.



Getting Started Hardware and Software

www.ti.com




Figure 15. Debug_Test_Server CCS[™] Configuration

The test server sends Ethernet frames to the mini-DC every five seconds and processes the received data from the mini-DC Ethernet link. The test server starts to send a 10-B IPv6 packet and increases the packet size by one every transmission. The maximum packet size is 1280 B (including IPv6 and UDP headers). If the packet size reaches the destination at the maximum size, it returns to the minimum size of 10 B. The IPv6 destination and source address is fixed. This example is provided to evaluate mini-DC functionality.

3.2.1.7 LED Configuration

The example project configures two LEDs (D1 and D2). Table 2 summarizes the LED number mapping to the specific software behavior for mini-DC and test server examples.

LED NUMBER	BEHAVIOR MAPPING TO SOFTWARE ACTIVITY				
	MINI-DC (ETHERNET REPEATER)	TEST SERVER (DEMONSTRATION ONLY)			
D1	PLC TX/RX, EMAC TX/RX	EMAC TX			
D2	ON when PLC state becomes NORMAL	EMAC RX			

Table 2. LED Mapping

3.2.2 Building Mini_Data_Concentrator_Example Project using CCS™

The example project is built with CCS IDE v6.1.2 (or above). The CCS project can be opened by importing the CCS project files under the directory of *mini_Data_Concentrator_Example* from the example installation directory. Then configure the project with the build configuration of Debug. The screen capture is shown in Figure 16. Once built successfully, the binary file (*Mini_Data_Concentrator_Example.out*) will be generated under the directory of *Debug*/.

For the test server binary, the build and flash instruction is the same as previously described but with a different binary file (*Mini_Data_Concentrator_Example_test_server.out*) in the directory of *Debug_Test_Server*/.





Texas

TRUMENTS

project Explorer ::: Iman: :: Iman: :: @ Min.Data_Concentrator_Example [Active - Debug] 34 * **********************************		
Mar Data Concentrator Bample (Adive - Debug) > Control = > Control =	😰 🔯 CCS Edit 🎭 CCS De	
<pre>> # 6 Binaries > b C Binaries > b Boardie > b Boardie ></pre>	Target Configurations	
Se Entandes Se Entandes Se Entandes Se Debug S	日 兆 え 🖌 • 🗰	
Sindudes Debug Debug Debug Debug/Tet/Sever Doglartise Oglartise	.h	
Debug 99 Sencines cody (std. http:///inteles/stde.m.)> Debug [ret_Saver 99 Sencines cody/nuties/System.)> @ dg.pkc 40 Sencines code/nuties/System.)> @ dg.pkc 40 Sencines code/nuties/Tystem.)> @ dg.pkc 40 Sencines code/nuties/Tystem.)> @ dg.pkc 40 Sencines code/nuties/Tystem.)> @ Boardh 40 Sencines code/nuties/Tystem.)> @ Et_Intd(229ALn) 40 / device specific driver includes 1/ @ mainc 51 Sencines cinc/nuties/Tystem.)> @ mainc 51 Sencines cinc/nuties/Tystem.)> @ sencines cinc/nuties/Tystem.)> 51 Sencines cinc/nuties/Tystem.)> @ mainc 51 Sencines cinc/nuties/Tystem.)> @ sencines cinc/nuties/Tystem.)> 51 Sencines cinc/nuties/Tystem.)> @ sencines cinc/nuties/Tystem.)> 51 Sencines cinc/nutins/Sencine	time/System.h	
DebugTestServer 99 Binclude (odc/nurtike/System.h> emax 93 Disclude (odc/nurtike/System.h> g3 Disclude (odc/nurtike/Discup.h> 93 Disclude (odc/nurtike/Discup.h> 93 Binclude (odc/nurtike/Discup.h) 93 Disclude (odc/nurtike/Discup.h) 93 Binclude (odc/nurtike/Discup.h) 93 Disclude (odc/nurtike/Discup.h) 93 Binclude (odc/nurtike/Discup.h) 93 Disclude (odc/nurtike/Discup.h) 94 Binclude (odc/nurtike/Discup.h) 94 Disclude (odc/nurtike/Discup.h) 94 Binclude (odc/nurtike/Discup.h) 94 Disclude (odc/nurtike/Discup.h) 94 Binclude (odc/nurtike/Discup.h) 94 Disclude (odc/nurtike/Discup.h) 95 Binclude (odc/nurtike/Discup.h) 95 Binclude (odc/nurtike/Discup.h) 95 Binclude (odc/nurtike/Discup.h)	time/Error.h	
<pre>emac g3plc g3plc @ g3plc @ g3plc</pre>	time/Asserth	
9 3 plc 41 0 d g plc 41 0 d g plc 41 <	time/Diags.h	
<pre>> @ g3.phc</pre> > @ g3.phc > @ g3.phc<		
Biglighth Boardh	time/Loa.h	
Bordh Bordh Bordh Control of Binclude (add/retile#/Qg,h) Br.TM4C12940LC <p< td=""><td></td></p<>		
BC/TMACL298Lc		
BCTM4CL29BULcmd 48 BCTM4CL29BULcmd 48 BCTM4CL29BULcmd 49/7 ded(ce specific driver includes 1/7 Brain 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and action (br. max,b) 598 Faculae (act/bc, memap,b) String and active (br. max,b) 598 Faculae (act/bc, mb, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and active (br. max,b) 598 Faculae (act/bc, max,b) String and action (br. max,b) 598 Faculae (act/bc		
B PL/TM4C12940Lh 49/* device specific device* includes */ 9 maint 6 str 9 maint 6 str 9 materilia defs </td <td></td>		
Immanc >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>		
Signade		
S makefiledefs ⓐ udpEcholPV6.cfg		
Similardiand S		
Sof Birculaes Chro(hz, 11shn), Sof Birculaes (chro(hz, 11shn), Sof Birculaes (Lar), Sof Birculaes (Lar),		
57 #include cdriver1h/bidebiag.h> 58 #include cdriver1h/bidebiag.h> 59 #include cdriver1h/bidebiag.h> 59 #include cdriver1h/bidbiag.h> 61 #include cdriver1h/bidbiag.h> 61 #include cdriver1h/bidbiag.h> 63 #include cdriver1h/bidbiag.h> 64		
5%#include cdriver1lb/ysach ■ diver1b/ 60#include cdriver1b/ysach ■ diver1b/ 60#include cdnc/hc_syst1.h> ■ diver1b/ 60#include cdnc/hc_syst1.h> ■ diver1b/ 61 G2/* BIOS Header files 1/ ■ diver1b/ 63#include ct1/sysbios/R01/Task.h> ■ divysbio # 64#include ct1/sysbios/R01/Task.h> ■ # divysbio # 66#include ct1/sysbios/R01/Task.h> ■ # # divysbio # f/sysbios/ 60#include ct1/sysbios/R01/Task.h> ■ # # # # # f/sysbios		
<pre>599#miclude cdriverlib/systcl.h> 009fmiclude cdriverlib/systcl.h> 61 62/* EIOS Header files '/ 638#miclude ct1/systbio/sof.DOS.h> 64 # Contention of Minicry and Content and Charachaphane 658#miclude ct1/systbio/sof.DOS.h> 658#miclude ct1/systbio/sof.DOS.h> 758#miclude ct1/systbio/sof.h> 758#miclude ct1/systbio/sof.h> 758#miclude ct1/systbio/sof.h> 758#miclude ct1/systbio/sof.h> 758#miclude ct1/sof.h> 758#miclude ct1/sof.h> 758#micl</pre>		
1 and/or files 1// u b/g/skic/// 2/* BIOS Mean files 1// u b/g/skic/// u b/g/skic/// Console 2/* Console 2/* b/g/skic/// u b/g/skic/// u b/g/skic/// Console 2/* Description Console 2/* b/g/skic/// u b/g/skic// u b/g/skic// COT Build Console 2/* Description Derost 4 warnings. 0 others 0 errors. 4 warnings. 0 others 0 ->m1_LinkInfor_filint_Data_Concentrator_Example] 0 errors. 4 warnings. 0 others 0 errors. 4 warnings. 0 others 0 ->m2_Virit_Data_Concentrator_Example] 0 errors. 4 warnings. 0 others 0 errors. 4 warnings. 0 others 0 ->m2_Virit_Data_Concentrator_Example Concentrator_Example_LinkInfo.ml" -r-om_model - 0 0 warnings. 0 others 0 ->m2_Virit_Data_Concentrator_Example_Contrator_Concentrator_Example_LinkInfo.ml" -r-om_model - 0 0 warnings. 0 others 0 ->m2_Virit_Data_Concentrator_Example_Concentrator_Example_LinkInfo.ml" -r-om_model - 0 0 warnings. 0 others 0 ->m2_Virit_Virit_Status_2_L_0_0_0_00/0 products/Tivalare_C_Series-2.1.1.71b/g/sublb/ccs/Debug/u 0		
62/* BIOS Header files */ 9		
63 Stanclude ct1/sysbios/RIOS.ho 64 Stanclude ct1/sysbios/RIOTAsk.ho 65 Stanclude ct1/sysbios/RIOTAsk.ho 75 Stanclude c		
64 # #include ct1/sysbios/knl/1dak.ho a # 0/sysbios 65 # #include ct1/sysbios/knl/1lock.ho a # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbios/knl/1lock.ho a # 0/sysbios b # 0/sysbios 67 # for the sysbi		
66 #include cti/sysbios/knl/(lock,h) ull s/sysbios 67 #include cti/sysbios/knl/(lock,h) ull s/sysbios 60 Console % 0 errors 4 warnings.0 others 0 errors 4 warnings.0 others 00 Console % 0 errors 4 warnings.0 others 0 errors 4 warnings.0 others 0.15 Cirl Guid Console [Mini: Lota_Concentrator_Example] 0 errors 4 warnings.0 others 0 errors 4 warnings.0 others 0.16 Cirl Guid Console [Mini: Lota_Concentrator_Example] 0 errors 4 warnings.0 others 0 errors 4 warnings.0 others 0.16 Cirl Girl Lota_Concentrator_Example] 0 errors 4 warnings.0 others 0 errors 4 warnings.0 others 0.16 Cirl Cirl Lota_Concentrators		
Console	os/knl/Sem aphore.h	
CDT Build Console [Mini_Data_Concentrator_Example] 0 errors. 4 warnings. 0 others sml_link_infor_film_Data_Concentrator_Example_link(Info.sml" - erom_model - o 0 errors. 4 warnings. 0 others "Wini_Data_Concentrator_Example_link(Info.sml" - irom_model - o 0 errors. 4 warnings. 0 others "Wini_Data_Concentrator_Example_link(Info.sml" - irom_model - o 0 errors. 4 warnings. 0 others "Vini_Data_Concentrator_Example_link(Info.sml" - irom_model - o 0 errors. 4 warnings. 0 others "/#_DIA_(5g)_DL.obj", /K_TW4(1294XL.obj" - infig%g) linker.cmd" 0 errors. 4 warnings. 0 others -1"c'_(T/I/ritros_tiva_2_L0_00 @k)products/Tivakine_C_Series-2.1.1.71b/gstilb/ccs/Debug/gr 0 errors. 4 warnings. 4 items.) -1"c'_(T/I/ritros_tiva_2_L0_00 @k)products/Tivakine_C_Series-2.1.1.71b/gstilb/ccs/Debug/gr 0 errors. 4 warnings. 4 items.)	os/knl/Mailbox.h	
CDT Build Console [Mini_Data_Concentrator_Example] 0 errors, 4 warnings, 0 others >ml_link_Info ^{-//} Nini_Data_Concentrator_Example] 0 errors, 4 warnings, 0 others >ml_link_Info ^{-//} Nini_Data_Concentrator_Example] 0 errors, 4 warnings, 0 others >ml_link_Info ^{-//} Nini_Data_Concentrator_Example] 0 errors, 4 warnings, 0 others >ml_link_Info ^{-//} Nini_Data_Concentrator_Example] 0 errors, 4 warnings, 0 others >ml_link_Info ^{-//} Nini_Data_Concentrator_Example_InikInfo.vnl ⁺ - rom_model -o • bexinption -///C/TI/Littos_tiva_2_L0_00@(sproducts/Tivaliare_C_Series-2.1.1.7bb/grilb/ccs/Debug/u • & Warnings (4 items) -1///C/TI/Littos_tiva_2_L0_00@(sproducts/Tivaliare_C_Series-2.1.1.7bb/grilb/ccs/Debug/u • & Warnings (4 items)	~ =	
"Winf_Data_Concentrator_Example.cont"(F_Winf_Data_L_cont")		
"./g ² .plc/g ² .plc.obj" "./K/_TM4(1294U.cm ² - 1 ⁻ config ⁶ /g ² /pl.inker.cmd" -1 ^{or} (:/TI/ritros_tivac_2.16_00_08/products/Tivalare_C_Series-2.1.1.7b/g ² /pli/ccs/Debug/gr 11b.11b" -1 ^{or} (:/TI/ritros_tivac_2.16_00_08/products/Tivalare_C_Series-2.1.7b/usb1b/ccs/Debug/gr	urce Path	
-/p_Dir(p_Dir(30), /ch_rinkitzskic.com - i Cornignag_Tinker-ion -l"('/TI/ritros_trucz_16_00_08/products/Tivakiare_C_Series-2.1.1.71b/gr1lb/ccs/Debug/gr 11b.11b" -l"('/TI/ritros_tivac_2_16_00_08/products/Tivakiare_C_Series-2.1.1.71b/usb1b/ccs/Debug/u		
11b.11b" -1"C'(TI/T/titos_tivac_2_16_00_08/products/Tivallare_C_Series-2.1.1.71b/usblb/ccs/Debug/u		
sblib.lib"		
-1"c'/T/T/Tirtos Tivac_2_16_00_08/products/Tivaliare_C_Series-2.1.1.71b/driverlib/ccs/Debu g/driverlib.11b" - "Tibc.a" - "Tibc.a"		
linking		
'Finished building target: Nini_Data_Concentrator_Example.out'		

Figure 16. Mini_Data_Concentrator_Example CCS[™] Project

3.2.3 Flashing Binaries using CCS[™]

This section covers step-by-step procedure to flash the example binary to the EK-TM4C1294XL EVM and the PLC binary on PLC FCC SOM module.

3.2.3.1 Flashing Mini_Data_Concentrator_Example Binary

This section covers how to flash the *Mini_Data_Concentrator_Example.out* binary on the TM4C1294NCPDT device using CCS.

- 1. Connect the USB cable to the EK-TM4C1294XL.
- 2. Select *View* \rightarrow *Target Configurations* and create a new target configuration as shown in Figure 17.

Getting Started Hardware and Software

www.ti.com

section onnection, all changes must have been saved, the on file contains no errors and the connection type supports this function.	
guration ection onnection, all changes must have been saved, the on file contains no errors and the connection type supports this function.	
Target Configuration: lists the configuration options for the target. Save Save Test Connection To test a connection, all changes must have been saved, the configuration file contains no errors and the connection type supports this function. Test Connection Alternate Communication	
munication munication host side (i.e. PC) configuration necessary to facilitate data ation over UART, target application needs to include a monitor tation. Please check example project in IT Resource Explorer. If your lication leverages TI-RTOS, then please check documentation on how to t Monitor module. For the target application for Uart Monitor, click the Add button. The aport in the target application for Uart Monitor, select the port to be	
le nic op Jai	

Figure 17. Target Configuration for EK-TM4C1294XL

3. Launch the target configuration and connect to the CORTEX_M4_0 core shown in Figure 18.

😵 CCS Debug - Source not found Code Composer Studio		
File Edit View Project Tools Run Scripts Window Help		
🔁 ▾ 🗒 🐚 ⊨ 💷 🖷 .2. ۞2 🖳 🍬 🚇 ▾ 🖄 🖄 🔹 ▾ 🕹 💣 ▾ 🗷 🖗 🗱	- 🔗 🔻	
	Qu	ick Access 📗 😰 🛛 🐺 CCS Edit 🏷 CCS Debug
trebug ⊠ 🙀 🗸 🖉		🗱 Varia 🕸 Expre 🛛 🗤 Regis 🖓 🗖
TM4C1294XL_ICDI.ccxml [Code Composer Studio - Device Debugging]		🏝 🍕 🖻 💠 💥 🔆 🗂 🖻 🍫 🔻
Stellaris In-Circuit Debug Interface_0/CORTEX_M4_0 (Disconnected : Running)		Expression Type
		🐈 Add new expression
		III ►

Figure 18. CCS[™] Debug Window for EK-TM4C1294XL

4. Select $Run \rightarrow Load \rightarrow Load$ Program and flash Mini_Data_Concentrator_Example.out binary.

3.2.3.2 Flashing PLC Binary to TMS320F28375S

Step-by-step procedures are found in Section 7.1 in the power line communication TI Design (TIDU812). The latest G3-PLC FCC software can be obtained from TI-PLC-G3-FCC-SN.



4 Testing and Results

The goal of mini data concentrator example testing is to validate the PLC and Ethernet repeater function implemented in the software. This is verified with three-node set-up: one G3-PLC service node, one Ethernet and PLC repeater, and one test server capable of Ethernet communication only.

4.1 Test Setup

Table 3 and Table 4 summarize required EVMs for the mini-DC testing and the required tools and software to run the mini-DC testing, respectively.

EVM	QUANTITY	NOTE			
EK-TM4C1294XL	2	http://www.ti.com/tool/EK-TM4C1294XL			
TIDM-SOMPLC-FCC	2	http://www.ti.com/tool/TIDM-SOMPLC-FCC			
TMDSPLCKITV4-ARIB* 1 http://www.ti.com/tool/TMDSPLCKITV4-ARIB (or TMDSPLCKITV4-CEN) http://www.ti.com/tool/TMDSPLCKITV4-CEN					


Table 3.

Table 4. Tools for Mini Data	Concentrator Test Setup
------------------------------	-------------------------

Device	EVM UART WIRING FLASH FIRMWARE GUI TOOL					
G3-PLC service node	TMDSPLCKITV4-ARIB +TIDM-SOMPLC-FCC	No	Yes (G3-PLC binary)	Yes (zero-configuration GUI ¹)		
Mini-DC (with Ethernet repeater)TMDSPLCKITV4-ARIB +TIDM-SOMPLC-FCC +EK-TM4C1294XLYes (Section 3.1.1)Yes (mini-DC binary2)No (standalone mode)						
Ethernet test server EK-TM4C1294XL No Yes (test server ³ binary) No						
¹ Zero-configuration GUI GUI automatically.	is used to run G3-PLC ser	vice node. The G3-PLC	software package (TI-PLC-C	G3-FCC-SN) will install the		
² The pre- built mini-DC binary (<i>Mini_Data_Concentrator_Example.out</i>) can be found in the Debug/ under <i>Mini_Data_Concentrator_Example</i> install directory. Flashing instruction is given in Section 3.2.3.1.						
			server.out) can be found in on is given in Section 3.2.3.1			

4.2 Test Overview

Figure 19 shows the three-node test set-up. The PLC service node runs with zero-configuration GUI tool. The mini-DC and test server nodes run as standalone mode.



Copyright © 2016, Texas Instruments Incorporated

Figure 19. Mini-DC Test Setup



Testing and Results

www.ti.com

Once all nodes power on and the GUI starts for the PLC service node, the G3-PLC service node starts to join to the mini-DC. Once the service node joins to the mini-DC, it is ready to send and receive Ethernet and PLC data. Figure 20 shows the data flow for the testing.



Figure 20. Data Flow for Mini-DC Test

In step one, the test server sends UDP and IPv6 data through the Ethernet link. In step two, the mini-DC receives the data and then passes the data to the PLC service node through the PLC link after removing the Ethernet header from the data. In step three, the PLC service node sends the received data back to mini-DC through the PLC link. In step four, the mini-DC sends the received data to test server through the Ethernet link after the prefix Ethernet header to the received data.

4.2.1 Test Procedure

This section covers step-by-step procedure to run the mini-DC testing.

- 1. Turn on the PLC and TM4C1294 EVMs for the mini-DC. When the TM4C1294 EVM configures the PLC EVM as mini-DC successfully, LED1 will be turned ON.
- 2. Start PLC service node with GUI tool and wait until joining to the mini-DC. See Section 4.2.2.
- 3. Turn on the test server and the data reception will be shown on the zero-configuration GUI as shown in Figure 26.



4.2.2 PLC Service Node Setup

This section covers how to run the G3-PLC service node with the GUI tool.

- 1. Connect the PLC service node to the computer and open intermediate GUI.
- 2. Set a unique long address by using Set System Config and configure Host/Diag Ports to SCI-A.

💉 Intermedi	iate GUI - Debu	ug Version: 2.98.5166.18313 Co	nnected to: COM11		
📃 Mode	Functions	Options	_		堪 Texas Instruments
120 dB		Control Setup	RSSI (dBuV)		Zero Configuration GUI
100 dB		PHY Parameters	- SNR (dB)	System Info Statistics Tr	-
80 dB		PHY TX Level Tuning		Stadsdes II	
		Get System Info	-	Hardware Version:	Rev. D
60 dB		Set System Config		Firmware Version:	7.1.1.2
40 dB		Reset Device		Device Type:	G3
20 dB		Get PHY PIBs	-	Device Mode:	Point To Point
		Clear PHY PIBs		Diagnositc Port:	SCI A
H Bb0	5 10 15			Data Port: Coherent Modulation:	SCI A Off
Ļ		Get MAC PIBs	L	Tonemask Reg Mode:	Tone Map Request Mode
		Set MAC PIBs		Long Address:	0000:0000:00002
10^(0)		Clear MAC PIBs	ROBO		
10 ⁴ (-1) 10 ⁴ (-2)		Set ADP NIBs	BPSK QPSK		
10*(-2)			BPSK		
10*(-3)					
10%.5)					
10/(-6)					
10*(-7)					
10*(-8)			+		
0	5 10 15	i 20 25 30 35 40 4	15 50		
		Log (Packet Error Rate)			
10/(0)		Log (Fucket Effort fuce)	ROBO		
10*(-1)					
10/(-2)			- 8PSK		
10*(-3)					
10^(-4)			-		
104(-5)			_		
10*(-6)					
0	5 10 15	5 20 25 30 35 40	15 50		
				ι	

Figure 21. Set System Configuration



Testing and Results

www.ti.com

)evice Type	G3	FW Ver. 7.01.01.02		
Hdw Rev.	Rev. D			
Device Mode	Point To Point	*		
Ports				
Host Port		Diag Port		
📝 SCI-A 📄 SCI-B		🔽 SCI-A 📃 SCI-B		
Address	Here 00.00.00.00	00.00.00.01		
	ldress 00:00:00:00:	00:00:00:02		
Extended Ad	L	00:00:00:02		
	L	00:00:00:02		
Extended Ad PHY Paramet	ters	00:00:00:02		
Extended Ad PHY Paramet	ters			

Figure 22. G3-PLC System Configuration

3. Start a device as G3-PLC service node by selecting Functions \rightarrow Start Service Node.



X Intermed	tiate GUI - Debug Version: 2.104.1.40283 Connected	to: COM38
Mode 120 dB 100 dB 80 dB 60 dB 40 dB 20 dB 0 dB 0 dB 0 dB 0 dB	Functions Options Send Message RSSI (dB) Send File SNR (dB) Flash Firmware Nonitor Messages Monitor Messages MAC Comm and Start Base Node 50 Start Service Node 50 Send Raw Data ROBO BPSK 9PSK Super ROI Super ROI	Image: Construction of the second system information of the second system in
40% 20% 0% 0 5	Log (Bit Error Rate) Log (Bit Error Rate) ROBO BPSK QPSK 8PSK Super ROI 10 15 20 25 30 35 40 45 50	30

Figure 23. Start Service Node

4. In the pop-up window of G3 Service Node, click Start.



Testing and Results

•	G3 Service Node - COM38			
	Route Discover Enable 📝	COH Enable 📃	Extensive Discover 📃	Start
I				

Figure 24. G3-PLC Service Node Window

- 5. When the G3-PLC service node is joined, the information on the window will display. If the service node is joined with the short address other than 0x0001, power-cycle the mini-DC (both the PLC EVM and the EK-TM4C1294XL EVM) and then start joining process again with the G3-PLC service node.
 - **NOTE:** For the demonstration the service node should be assigned to the short address of 0x0001 because the test server always uses the fixed IPv6 destination address with postfix of 0x0001.

TEXAS INSTRUMENTS

www.ti.com




Figure 25. G3-PLC Network Join Completed

4.2.3 Test Results

This section shows mini-DC test results to verify Ethernet and PLC repeater functionality. Figure 26 shows the test results. For the testing, the test server starts to transmit data with the packet size of 10 B. The packet interval is set to five seconds. The packet size increases by 1 B every transmission till reaching at the maximum size of 1280 B which is limited by G3-PLC maximum data size. The test result shows that the mini-DC forwards the data received from the test server to the G3-PLC service node without any drops. Additionally, the test server increases the packet size only when the test server receives the echoback data from the PLC service node. No duplicated data size (shown in Figure 26) shows that the mini-DC is functional for the forward path from the G3-PLC service node to the test server. This result is because the test server receives all the packets echoed back from the G3-PLC service node.



Testing and Results

www.ti.com

G3 Service Node - COM38	8		
Route Discover Enable 📝	COH Enable 📃	Extensive Discover 📃	Running / Rejoin
2016-08-18 17:16:40.1124:	Received msg: Data Length= 234		
2016-08-18 17:16:45.1357:	Received msg: Data Length= 235		
2016-08-18 17:16:50.1298:	Received msg: Data Length= 236		
2016-08-18 17:16:55.1376:	Received msg: Data Length= 237		
2016-08-18 17:17:00.1297:	Received msg: Data Length= 238		
2016-08-18 17:17:05.1374:	Received msg: Data Length= 239		
2016-08-18 17:17:10.1210:	Received msg: Data Length= 240		
2016-08-18 17:17:15.1327:	Received msg: Data Length= 241		
2016-08-18 17:17:20.1434:	Received msg: Data Length= 242		
2016-08-18 17:17:25.1219:	Received msg: Data Length= 243		
2016-08-18 17:17:30.1453:	Received msg: Data Length= 244		
2016-08-18 17:17:35.1218:	Received msg: Data Length= 245		
2016-08-18 17:17:40.1627:	Received msg: Data Length= 246		
2016-08-18 17:17:45.1549:	Received msg: Data Length= 247		
2016-08-18 17:17:50.1530:	Received msg: Data Length= 248		
2016-08-18 17:17:55.1305:	Received msg: Data Length= 249		
2016-08-18 17:18:00.1412:	Received msg: Data Length= 250		
2016-08-18 17:18:05.1490:	Received msg: Data Length= 251		
	Received msg: Data Length= 252		
	Received msg: Data Length= 253		
	Received msg: Data Length= 254		
	Received msg: Data Length= 255		
	Received msg: Data Length= 256		
	Received msg: Data Length= 257		
	Received msg: Data Length= 258		
	Received msg: Data Length= 259		=
2016-08-18 17:18:50.1519:	Received msg: Data Length= 260		
			Ŧ





5 Design Files

5.1 Schematics

To download the schematics, see the design files at TIDM-MINI-DC.

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDM-MINI-DC.

5.3 PCB Layout Recommendations

5.3.1 Layout Prints

To download the layer plots, see the design files at TIDM-MINI-DC.

5.4 Altium Project

To download the Altium project files, see the design files at TIDM-MINI-DC.

5.5 Gerber Files

To download the Gerber files, see the design files at TIDM-MINI-DC.

5.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDM-MINI-DC.

6 Software Files

To download the software files, see the design files at TIDM-MINI-DC.

7 References

- 1. Texas Instruments, *Tiva™ TM4C1294NCPDT Microcontroller*,, Data Sheet (TM4C1294NCPDT)
- 2. Texas Instruments, TMS320F2837Xs Delfino[™] Microcontrollers, Data Sheet (SPRS881)
- 3. Texas Instruments, Powerline Communications Analog Front-End, Data Sheet (SBOS669)
- 4. Texas Instruments, 3-ph E-Meter Input Voltage: 2 and 3 phase; output: 16.5V@300mApk, 12V@500mA, 3.3V@100mApk, 1.9V@15, Tools Folder (PMP7146)
- 5. Texas Instruments, System on Module for G3 Power Line Communication (FCC Frequency Band), TI Design (TIDU812)

8 About the Author (Optional)

WONSOO KIM is a system engineer at Texas Instruments. He is responsible for driving system solutions for Smart Grid applications, defining future requirements in TI product roadmap, and providing systemlevel support and training focusing on communication systems for Smart Grid customers. He received his Ph.D. in Electrical and Computer Engineering from the University of Texas at Austin in Austin, Texas.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ('TI') reference designs are solely intended to assist designers ("Designer(s)") who are developing systems that incorporate TI products. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.

TI's provision of reference designs and any other technical, applications or design advice, quality characterization, reliability data or other information or services does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such reference designs or other items.

TI reserves the right to make corrections, enhancements, improvements and other changes to its reference designs and other items.

Designer understands and agrees that Designer remains responsible for using its independent analysis, evaluation and judgment in designing Designer's systems and products, and has full and exclusive responsibility to assure the safety of its products and compliance of its products (and of all TI products used in or for such Designer's products) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to its applications, it has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any systems that include TI products, Designer will thoroughly test such systems and the functionality of such TI products as used in such systems. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equivalent classifications outside the U.S.

Designers are authorized to use, copy and modify any individual TI reference design only in connection with the development of end products that include the TI product(s) identified in that reference design. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of the reference design or other items described above may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS AND OTHER ITEMS DESCRIBED ABOVE ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNERS AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS AS DESCRIBED IN A TI REFERENCE DESIGN OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TI's standard terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products. Additional terms may apply to the use or sale of other types of TI products and services.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated