TI Designs ADC Driver Reference Design Improving Full-Scale THD Using Negative Supply

TEXAS INSTRUMENTS

Description

The TIDA-01052 reference design improves and optimizes the ADC front-end signal path and enables a full-scale signal swing to propagate through the ADC driver stage without THD degradation. Many data acquisition (DAQ) systems require the measurement capability at a full system dynamic range where the ADC driver has to support true rail-to-rail input and output signal swing amplitudes. This requirement is difficult to achieve as many modern amplifiers still require some amount of headroom from the negative supply to maintain signal integrity. This reference design explores the benefits of generating an additional negative supply rail to provide the necessary headroom for the ADC driver amplifiers to maintain the high level of signal linearity all the way to systems ground. Additionally, performance trade-offs of the two main ADC driver architectures, single-ended and differential, are evaluated to provide clear guidance on the advantages and challenges of each architecture. All key design theories are described to guide users through the part selection process and optimization. Finally, schematic, board layout, hardware testing, and results are also presented.

Resources

TIDA-01052	Design Folder
OPA827, OPA625, THS4551	Product Folder
ADS8910B, REF6050, OPA376	Product Folder
TPS7A47, LM7705	Product Folder
LM5574, TPS7A3001	Product Folder
SN74AHC1G04, SN74AUP1G80	Product Folder
LMK61E2, LMK00804B	Product Folder
TIDA-00732, TIPD211	Design Folder
TINA-TI	SPICE Simulator
WEBENCH®	Design Tool Folder

TI E2E^m Community

ASK Our E2E Experts


,

Features

- Two 18-Bit SAR ADC Channels
- Up to ±5-V Input Signal
- Single-Ended and Differential ADC Driver Design
- True Rail-to-Rail Input and Output ADC Front-End
- Modular Front-End Reference Design for High-Channel Count Systems That Can be Repeated

Applications

- Automatic Test Equipment
- Data Acquisition
- Lab Instrumentation
- Field Instrumentation
- Semiconductor Test Equipment
- LCD Test Equipment
- Memory Test Equipment







An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

1 System Overview

1.1 System Description

Multi-input systems requiring the simultaneous or parallel sampling of many data channels present many design challenges to engineers developing data acquisition (DAQ) modules and automatic testers for such applications as semiconductor tests, memory tests, LCD tests, and battery tests. In these systems, sometimes hundreds or even thousands of data channels are required and thus maximize signal-to-noise ration (SNR) performance while minimizing power, component count, and cost are all key design criteria. The analog front-end (AFE) signal chain often consists of a series of muxes, a scaling or programmable gain amplifier (PGA) followed by an anti-aliasing, noise limiting, low-pass filter (LPF), which is paired with the appropriate analog-to-digital (ADC) driver prior to digitization. The ADC converts the time varying analog input to either a serial or parallel binary bit stream, which is then passed to the embedded host controller (MCU or FPGA). Depending on the application, the ADC may contain the necessary reference or the associated buffer integrated as part of the ADC. Furthermore, portions or the entire AFE may also be integrated as a single device for specific applications, but this can also limit flexibility.




Figure 1. Multichannel Test System

Figure 2. Generic AFE

1.2 Key System Level Specifications

PARAMETER	SPECIFICATIONS	MEASURED
Number of channels	Dual	Dual
Input type	Differential	Differential
Input range	±5-V fully differential	±5-V fully differential
Resolution	18 bits	18 bits
SNR	> 100 dB	100.89 dB
THD	< -120 dB	-124.40 dB
THD degradation at 0-dBFS input signal power	< 1 dB	0 dB
ENOB	> 15.0	16.47
System power	< 2.5 W	2.3 W
Form factor (L × W)	120 x 100 mm	116.59 × 99.82 mm



1.3 Block Diagram




Figure 3. System Block Diagram



1.4 System Design Theory

The complexity of automatic test equipment (ATE) systems continues to grow as their application demands ever increasing input channels with some requiring more than 5000. In this reference design, a modular solution is proposed as to promote a design that will scale to the required number of inputs by the application. End equipment such as mixed signal SOC testers, memory testers, battery testers, LCD testers, high density DAQ cards, high density power cards, x-ray inspection, and so on require multiple, simultaneous-sampling channels with excellent DC and AC performance, while managing power in order to maximize PCB density. The AFE consists of the high-speed signal chain and the associated point-of-load (POL) power supplies it requires. This reference design explores the benefits of generating an additional negative supply rail to provide the necessary headroom for the ADC driver amplifiers to maintain the high level of signal linearity all the way to systems ground.

In order to optimize the different performance metrics of a modular multisampling ATE system, two different front ends were used in this TI Design to compare the performance and application when used to drive identical high-performance successive approximation register (SAR) ADCs. One front-end uses a fully differential amplifier (FDA) and the second uses two precision operational amplifiers (op amps). The resulting digital data from the ADC output is connected to the Texas Instruments precision host interface (PHI, available for purchase with ADS8910B evaluation board) where the data is analyzed for SNR, THD, and other performance parameters.

The following sections detail the design challenges presented by high-channel count systems, including theory, calculations, component selection, simulations, PCB layout design, and measurement results. Unless otherwise noted, TI's SPICE and design developments tools, TINA-TI[™] and WEBENCH®, were used to aid in development.

1.4.1 Power

The power subsystem requires a wide variety of voltage rails to meet the system requirements. The input voltage is 24-V DC and the resulting power tree in Figure 4 illustrates the resulting distribution of the required rails. The TIDA-01052 focuses on the benefits of using the LM7705 negative regulator to supply VEE for both OPA625 and THS4551. For detailed design descriptions of the entire power system, see TIDA-01050 to learn more about how each power stage.





Figure 4. System Power Tree



5

1.4.1.1 –0.2-V Rail Design Theory



Copyright © 2017, Texas Instruments Incorporated

Figure 5. –0.2-V Rail Altium Schematic

To ensure the AFE can support a full voltage swing from 0 to VREF, a small –0.2-V rail (VEE) was generated using the LM7705 as shown in Figure 5. Due to the architecture and transistor limitations, most general purpose amplifiers will saturate when the signal, at the input or output, nears the supply rails as illustrated in Figure 6. As the signal approaches this voltage, usually within few hundred millivolts of the supply, many amplifier characteristics, such as linearity and supply rejection, start degrading.




Figure 6. Limitation of Output of an Amplifier

Amplifiers using "rail-to-rail" drive architectures do improve the overall dynamic range. For example, TI's LMP7701 (a typical rail-to-rail op amp) has an output drive capability down to within 50 mV of VEE over all temperatures for a 10-k Ω load resistance as shown in Figure 6. This is indeed close to the lower supply voltage rail; however, for applications requiring excellent linearity to system ground (0 V), this can still impact signal chain performance and reduce the effective number of bits (ENOB). This is illustrated in Figure 7.




Figure 7. Output Limitation for Single-Supply True Zero Output Application



6

The limitations of the output stage of the op amp can be omitted by using a dual-supply op amp and a negative regulator to enable to the op amp to support full scale signal swing. By lowering the supply rail below ground, the op amp is now able to use the full-scale range of the ADC without sacrificing linearity. Figure 8 shows the output drive of an amplifier in a true zero output voltage application.




Figure 8. Amplifier Output Drive With a Dual Supply


Traditional dual supply disadvantages:

- Adding a second regulator to generate the negative supply adds additional cost.
- The negative voltage generated by the second supply may exceed the voltage limitations of the desired op amp and thus a different device or a more complex design solution is required.

With an enhanced solution using TI's LM7705 low-noise negative bias generator:

- The design operates with only a single positive supply, reducing cost.
- The LM7705 generates a negative supply voltage of only –0.23 V, which is than enough to enable a
 full-scale signal path.
- In most applications, this small extension of the supply voltage range is usually within the operating range of most op amps and a full redesign is not necessary.

The main function of the LM7705 is to supply a stabilized negative bias voltage to a load, using only a positive supply voltage. A general block diagram for this charge pump inverter is given in Figure 9. The external power supply and load are added in this diagram as well.




Copyright © 2017, Texas Instruments Incorporated

Figure 9. LM7705 Architecture

The LM7705 low-noise negative bias generator can be used for many applications requiring full scale signal swing. Simply connecting the LM7705 between the positive (3 to 5.25 V) supply, it will provide a small negative voltage (-0.23 V) that does not exceed the maximum supply voltage ratings of the most op amps. In this system, traces for -0.2 V and ground were placed on the negative supply pins of the op amps. The two different rails are selectable through the jumper J34.

The voltage inversion in the LM7705 is achieved using a switched capacitor technique with two external capacitors (CFLY and CRES). An internal oscillator and a switching network transfers charge between the two storage capacitors. This switched capacitor technique is given in Figure 10.



Copyright © 2017, Texas Instruments Incorporated

Figure 10. Voltage Inverter

The internal oscillator generates two anti-phase clock signals. Clock 1 controls switches S1 and S2. Clock 2 controls switches S3 and S4. When switches S1 and S2 are closed, capacitor CFLY is charged to V +. When switches S3 and S4 are closed (S1 and S2 are open), charge from CFLY is transferred to CRES and the output voltage OUT is equal to -V +.


Due to the switched capacitor technique, a small ripple will be present at the output voltage with a frequency of the oscillator. The magnitude of this ripple increases with output currents. The magnitude of the ripple can be influenced by changing the values of the used capacitors.

The LM7705 has a 4-mVPP output voltage ripple at 92 kHz. To ensure that this will not cause any noise issues within the system, the noise seen by the ADC can be computed using the PSRR specification of the amplifiers. The OPA625 has a PSRR of -70 dB at 90 kHz and the THS4551 has a PSRR of -110 dB at 90 kHz. To compute the worst case scenario, the OPA625's specification is used for the calculations. -70 dB is equivalent to a voltage gain of 0.000316 V/V. Multiplying 4 mVPP by the PSRR of the OPA625 results in a 1.26- μ VPP noise present at the ADC input caused by the LM7705. Considering the input voltage to be 5 VPP, a 1.26- μ VPP noise results in a noise signal of -132 dBc, which is in line with the noise floor of the system. Therefore, the ripple caused by the LM7705 is effectively too small to affect the ADC's performance.

For more detailed information, see the LM7705 datasheet.

1.4.1.2 Reference Voltage Design Theory

External voltage reference circuits are used in a DAQ system if there is no internal reference in the ADC or if the accuracy of the internal reference is not sufficient to meet the performance goals of the system. These circuits must provide a low-drift, low-noise, and accurate voltage for the ADC reference input. However, the output broadband noise of most references can be in the order of a few 100 μV_{RMS} , which degrades the noise and linearity performance of precision ADCs, for which the typical noise is in the order of tens of μV_{RMS} . So, to optimize the ADC performance, the output of the voltage reference must be appropriately filtered and buffered.



Copyright © 2017, Texas Instruments Incorporated

Figure 11. Simplified Schematic of Reference Driver Circuit



Most SAR ADCs, and a few delta-sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. The magnitude of the capacitance switched onto the REF pin during each conversion depends on the input signal to the ADC. If a voltage reference is directly connected to the REF pin of these ADCs, the reference voltage droops because of the dynamic input signal dependent load of the binary-weighted capacitors. Because the reference voltage droop now has input signal dependence, the THD and linearity for the system degrades significantly.

In order to support this dynamic load and preserve the ADC linearity, distortion and noise performance, the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF60xx family of voltage references has an integrated low-output impedance buffer that enables the user to directly drive the REF pin of an SAR ADC, while preserving ADC linearity and distortion. In addition, the total noise in the full bandwidth of the REF60xx is extremely low, thus preserving the noise performance of the ADC.




Figure 12. REF60xx Functional Block Diagram

The output voltage of the REF60xx does not droop below 1 LSB (18 bits), even during the first conversion while driving the REF pin of the ADS8910B. This feature is extremely useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate DAQ systems.





Figure 13. Reference Voltage Altium Schematic

1.4.1.3 Common-Mode Voltage Design Theory



Copyright © 2017, Texas Instruments Incorporated






The common-mode voltage is the voltage the THS4551 and the OPA625 driver amplifiers center the output signal around. To enable full signal swing, the common-mode voltage should be exactly half the reference voltage. To achieve this, the OPA376 is used with a resistor divider on the input to divide the reference voltage in half. The OPA376 is buffering the voltage from the resistor divider to the load.

For the single-ended OPA625 ADC drivers, the output common-mode is set by applying the input

common-mode voltage at the non-inverting terminal. There is a $\frac{1+\frac{N_f}{R_g}}{\frac{V_{ref}}{R_g}}$ gain from the non-inverting input to


the output. Due to this gain, the input $\frac{V_{ref}}{2}$ voltage needed to be scaled down by a factor of $\frac{R_{f} + R_{g}}{R_{f} + R_{g}}$. This was implemented with R214, and R110 + R111.

C320, C321, and C318 in Figure 14 are used as decoupling capacitors to help reduce any noise on these rails. Components R216, C319, and R215 are placed to ensure the stability of the circuit.





TINA-TI was used to model this circuit. The simulation schematic is shown in Figure 15. The theory for completing stability simulations are covered in TI's Precision Labs lectures on op amps








(2)

The results from the TINA-TI simulations are shown in Figure 16. The loaded open loop gain curve intersects with the noise gain curve with a rate of closure less than 40 dB/decade. This is indicative of a stable circuit. Furthermore, the phase margin is 70.96°, which is well above the 45° threshold required for a stable circuit.

1.4.2 **OPA827 Buffer**

The first stage of the input chain is a buffer stage consisting of two OPA827s. The purpose of this stage is to buffer the input signal at the ±18-V level and achieve very high-input impedance. This amplifier was chosen due to its JFET input stage and 36-V capabilities. In addition, the OPA827 has a very good noise performance, which is crucial for this system.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. OPA827 Buffer Schematic

The 28-V/µs slew rate of the OPA827 can be used to calculate the maximum frequency that the input signal can be operated at without experiencing slew-induced distortion by re-arranging the full power bandwidth equation.

$$\frac{V_{\rm P}}{\sqrt{2}} = \frac{{\rm SR}}{2\pi {\rm f}} \tag{1}$$

Therefore,

$$f = \frac{SR}{2\pi \frac{V_P}{\sqrt{2}}}$$


This results in:

2.52 MHz =
$$\frac{28 \text{ V/}\mu\text{s}}{2\pi \times \frac{2.5}{\sqrt{2}}}$$
 (3)

Based on Equation 3, this part should be capable of buffering high-input amplitude signals up to 2.52 MHz; in reality, the THD degradation starts to affect the whole system's performance at the frequency range of the 10 kHz and above. This presents the challenge for designing high-input swing, high-input impedance, high frequency, and high-resolution systems. There is always a trade-off between the highest signal amplitude and the frequency range that could be supported if the input signal needs to be buffered. The TI OPA827 was chosen for this design due to its high-performance 36-V JFET input. For systems with the lower input voltage requirements, higher bandwidth parts could be used instead of OPA827 to support frequencies above 10 kHz.

Copyright © 2016–2017, Texas Instruments Incorporated








Figure 18 highlights the schematic used to test the stability of the OPA827 buffer stage. When measuring the stability of an amplifier, it is important to look at the closed-loop noise gain, loaded open-loop gain, and loop gain. The phase margin of the circuit also needs to be sufficient for circuit stability and required settling. See TI's Precision Labs for more details on op amp design and amplifier stability.

In The TINA-TI schematic in Figure 18 features a 1TF capacitor and 1TH inductor for simulation purposes. This is used to break the feedback loop as the capacitor will be an open at DC while the inductor is a short. At high frequencies, the inductor will be an open and the capacitor will be a short. The load the OPA827 will see by the next stage of the system was also added on the right side of the schematic. This allows for the proper simulation of the circuits stability.




Figure 19. OPA827 TINA-TI Stability Simulation Results

Figure 19 highlights the results from the OPA827 stability simulation resulting in a phase margin of >73° implying stability. It is also important to consider the rate of closure between the loop gain and loaded open loop gain curves. The loaded open loop gain is decreasing at -20 dB/decade at the point of intersection with the noise gain curve. The noise gain curve is flat, meaning it is at 0 dB/decade. The rate of closure is thus 20 dB/decade. For a circuit to be considered stable, the rate of closure has to be less than 40 dB/decade. For more information about amplifier stability, see TI's Precision Labs.



www.ti.com

To further confirm the functionality of the OPA827 buffer stage, transient simulations were completed to ensure the response is appropriate. Figure 20 illustrates the schematic used in TINA-TI to simulate the transient response of the OPA827 buffer stage. When simulating the transient response of an amplifier, it is important to input a signal with a sharp edge. In this simulation, a 50-mV amplitude, 50-kHz square wave is applied to the input and the output response is observed over a 100-µs period.




Figure 20. TINA-TI Transient Schematic

Figure 21. TINA-TI Transient Simulation

Figure 21 illustrates the results of the transient simulation. The output of the OPA827 buffer shows no ringing and only a slight slew limitation at the beginning and the end of each rising/falling edge. From these results, it is concluded that the OPA827 buffer is stable and will perform as expected.

In Figure 20, $0.1-\mu$ F decoupling capacitors are placed on both the positive and negative supplies of the OPA827. This is to help remove any noise present on the power supplies. This value is recommended in Section 7 of the OPA827 datasheet.

1.4.3 THS4551 Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a flywheel RC filter. The amplifier is used for signal conditioning of the input signal, and its low-output impedance provides a buffer between the signal source and the ADC's switched capacitor inputs. The RC filter helps attenuate the sampling charge injection from the switched capacitor input stage of the ADC and functions as an anti-aliasing filter to band-limit the wideband noise contributed by the front-end circuit. Careful front-end circuit design is required to meet the resolution, linearity, and noise performance capabilities of the ADS8910B. The input op amp must support following key specifications:

- 1. Rail-to-rail input and output (RRIO)
- 2. Low noise
- 3. High small-signal bandwidth with low distortion at high frequencies
- 4. Low power

For DC signals with fast transients that are common in a multiplexed application, the input signal must settle within an 18-bit accuracy at the device inputs during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier datasheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 18-bit accuracy. Therefore, it is required to verify the settling behavior of the input driver within the simulators such as TINA-TI to help select the appropriate amplifier.



Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum of interest known as aliasing. Therefore, an analog antialiasing filter must be used to remove the noise and harmonic content from the input signal before being sampled by the ADC. An anti-aliasing filter is designed as a low-pass RC filter, where the 3-dB bandwidth is optimized based on specific application requirements.

For DC signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurate settling of the signal at the inputs of the ADC during the small acquisition time window.

For AC signals, keeping the filter bandwidth low is desirable to band-limit the noise fed into the input of the ADC, thereby increasing the system SNR. Besides filtering the noise from the front-end drive circuitry, the filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected from each input pin of the ADC to the ground (as shown in Equation 4 and Figure 22).

This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 15 times the specified value of the ADC sampling capacitance. For the ADS8910B, it is recommended to keep C_{FLT} greater than 900 pF. The capacitor must be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

$$f_{-3dB} = \frac{1}{2\pi \times R_{FLT} \times C_{FLT}}$$
(4)
$$R_{FLT} \leq 10 \Omega$$

$$C_{FLT} \geq 900 \text{ pF}$$

$$C_{FLT} \geq 900 \text{ pF}$$

$$R_{FLT} \leq 10 \Omega$$
Copyright © 2017, Texas Instruments Incorporated

Figure 22. Anti-Aliasing Filter Configuration Diagram

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT} or R_{ISO}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For the ADS8910B, limiting the value of R_{FLT} to a maximum of 10 Ω is recommended to avoid any significant degradation in linearity performance. The tolerance of the selected resistors must be kept less than 1% to keep the inputs balanced. The driver amplifier must be selected such that its closed-loop output impedance is at least five times lesser than the R_{FLT} .

Following the OPA827 is the THS4551 for one of the ADC drivers. The THS4551 is a fully differential amplifier specifically designed to be used with high performance SAR ADCs. The gain of this stage is configured to be 1. RDP1 and RDP2 in Figure 23 are connected in series to give 1 k Ω while R101 is also 1 k Ω . RDN1, RDN2, and R101 deliver the same gain for the negative input to the fully differential amplifier. Additionally, C87, C86, R211, R212, R103, R104, C89, C90, and C315 were added to ensure stability. The selection of these components is discussed in TIDA-01050. R211 and R212 are 0- Ω placeholder resistors for later study (for example, in case larger isolation is required). Capacitors C89, C90, and C315 are flywheel or "charge bucket" capacitors designed to quickly charge the sample and hold circuit inside the ADC. It is important to place the single-ended capacitors C89 and C90 from each ADC input to GND in addition to the differential capacitor C315 to ensure the common-mode voltage is stable during the switching of the sample and hold circuit.






Figure 23. THS4551 Stage Altium Schematic

Figure 23 shows that the power down pin (pin 12) of the THS4551 is connected to 5 V. The power down pin is logic low, meaning that when it is grounded, the chip is in power off mode. When this pin is high, it is in normal operation mode. For this application, the amplifier will always be in normal operation mode. Pin 17 is the thermal pad and is connected to ground to ensure that the chip has a proper heat sink. The voltage driven at the common-mode voltage pin is 2.5 V.

1.4.4 Dual OPA625 Driver

The OPA625 is designed to drive precision (up to 18 bits) SAR ADCs at sample rates up to 2 MSPS. The combination of low output impedance (1 Ω at 1 MHz), low THD, low noise (2.5 nV/ \sqrt{Hz}), and fast settling time (4-V step, 16-bit levels within 280 ns) make the OPA625 the ideal choice for driving both the SAR ADC inputs as well as the reference input to the ADC.



System Overview




Figure 24. Dual OPA625 Stage Altium Schematic

The second channel uses a different front-end attenuator driver stage so that the performance of the two could be compared. Similar to the THS4551 driver, the gain of this stage is 1. This is executed with RDP3, RDP4, and R114 for the positive signal and RDN3, RDN4, and R116 for the negative signal. A similar approach was taken with the OPA625s to ensure circuit stability. R112, R113, C113, and C110 are left as "Do Not Populate" in this TI Design as they are not required for stability in this configuration. See the TIDA-01050 product page to learn more about the design of this stage.

The output of the OPA625 is centered at 2.048 V which is the midpoint of the reference voltage of the ADC. In Figure 24 shows that the non-inverting inputs of the OPA625 devices are connected together; this is done to make the two OPA625 devices work in the same fashion as a fully differential amplifier.

The common-mode voltage for the OPA625 op amps has to be slightly lower than that of the THS4551 to compensate for the OPA625 gain. Thus, another resistor divider is used to drop the common-mode voltage to 1.25 V.

1.4.5 Driver Amplifier Comparison


It is crucial that the noise of the buffer stage of an ADC driver is kept to an absolute minimum. The analog signal going into the ADC must be as pure as possible. Any noise added to the analog signal will transfer through into the digital signal leading to inaccuracies and poor data integrity. There are advantages and disadvantages to both the dual OPA625 driver and the single THS4551 FDA driver. The final decision on which front-end to use will be based on the system bandwidth, THD, and power consumption requirements.

The FDA architecture grants a benefit in harmonic distortion (THD) through the reduction of the second harmonic distortion (HD2). When comparing the two configurations, an improvement of up to 4 dB in THD could be achieved when using an FDA. See the TIDA-01050 and TIDA-01053 to learn more about the design benefits with each amplifier.



www.ti.com

1.4.6 ADS8910B ADC and Conversion Start Sync



Copyright © 2016, Texas Instruments Incorporated

Figure 25. ADS8910B and CONVST Sync Stage Altium Schematic

Two ADS8910B high-speed SAR ADCs are used to convert data from an analog to a digital signal. The ADC is directly following either the THS4551 fully differential amplifier driver stage or the two OPA625s configured as a differential amplifier driver stage. The outputs of the driver stages are directly fed into the AINP and AINM pins on the ADS8910B. The ADS8910B is powered by both 5 and 3.3 V. RVDD is the analog supply and DVDD is the digital supply. As seen in Figure 25, ferrite beads are placed in between the voltage input pins and the voltage rails to help filter any noise on the power supply rails. C287, C288, C91, and C92 are also added as decoupling capacitors to further help with the filtering of the power supply. For the DECAP pins (pin 13 and pin 14), a decoupling capacitor is placed here with the two pins shorted together. This implementation is described in Section 5 of the ADS8910B datasheet. The DECAP and REFP/REFBUFOUT pins are also configured as recommended by the datasheet. The 1- Ω resistor is added as a place holder in case the impedance of the reference buffer capacitor needed to be adjusted. Pins 4 and 8, or the REFM pins were shorted together and attached to ground. These pins are the reference voltages ground potential and must be connected to ground for this application. Pin 3 is an analog input for the reference voltage; the reference voltage is generated externally to the ADC and is discussed in further detail in Section 1.4.1.2. As seen in Figure 25, two different reference voltage nodes were attached to this pin using $0-\Omega$ resistors as placeholders to select between the two options. This is done as one of the traces on the PCB would be made much longer to observe the potential losses and the effect that has on the accuracy of the ADC. R258, C289, and C93 were used as a low-pass filter to remove any potential high-frequency noise on the reference voltage. Pins 11 and 15 are the ground pins of the ADC and were connected to the systems ground. Pin 25 is the enable pin of the ADC; it is connected to ground to make sure the chip is always enabled.

The SDO pins of the ADC (pins 17 to 20) were connected using 0 Ω directly towards the corresponding PHI connector where the performance of this ADC is analyzed. The RVS pin of the ADC also goes directly to the corresponding PHI connector.

The SDI pin on the ADC (pin 22) is connected to the SDI of the PHI connector board. This makes it so that the ADC is controlled by the FPGA on the PHI board. The SDI pin, or the serial data input pin, is used to feed data or commands into the device. The FPGA on the PHI board is generating the SDI signal. Both of the ADCs are connected to the same SDI signal, since only one ADC would be tested at a time, no interference would be generated by doing this. The SCLK pin (pin 23) is the clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal. As seen in Figure 25, SCLK is coming directly from the PHI connectors. The chip-select pin is active low and requires a low input for the device to take control of the data bus. The reset pin (pin 2) is also connected to the PHI connector in the same manner as the SDI signal is. Just like with the SDI signal, both ADCs are connected to the same reset signal. A low pulse on the reset pin resets the device. All register bits will then return to the default state.

Table 2. SN74AUP1G80 Function Table


INPUTS		OUTPUT
CLK	D	Q
1 1	Н	L
∫ L or H	X	$\overline{\mathbf{Q}}_{0}$

As seen in Figure 25, a unique approach is taken with the conversion start signal. Pin 1 on the ADC, CONVST, is used to start the ADC conversion. However, the CONVST signal needs to be synchronized with the SYSCLK signal to ensure proper data integrity. To achieve this, an inverter and a D flip-flop are used to synchronize the conversion start signal coming from the precision host interface (PHI) connector to the SYSCLK signal generated by the clock circuit. The CLK input to the flip-flop is the SYSCLK signal that is consistent throughout the system. Decoupling capacitors of 1 μ F and 10 μ F were used on both the flip flop and inverter. J33 in Figure 25 was placed so that the unsynchronized conversion start signal could be used if wanted.

To ensure the best results, onboard clocking was implemented. When maximizing system performance, clock jitter must be kept to an absolute minimum. TI's PHI is an external device. Clock jitter can be added to the system through the connection between the PHI and the TIDA-01052 board. This is prevented by using on board clocking and the onboard CONVST and SYSCLK synchronization.

1.4.7 Clocking

The PHI is used to analyze ADC performance; however, the connection between the external PHI board and the system adds jitter. The LMK61E2 was used as the internal master clock in order to minimize the jitter effects. The LMK61E2 is an ultra-low jitter PLLatinumTM programmable oscillator with a fractional-N frequency synthesizer with integrated VCO that generates commonly used reference clocks. The outputs can be configured as LVPECL or LVDS or HCSL. The device features self-startup from on-chip EEPROM that is factory programmed to generate 156.25 MHz LVPECL output. The device registers and EEPROM settings are fully programmable in system through I2C serial interface. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V \pm 5% supply. The device provides fine and coarse frequency margining options through I2C serial interface to support system design verification tests (DVT) such as standard compliance and system timing margin testing.




Copyright © 2017, Texas Instruments Incorporated

Figure 26. LMK61E2 Altium Schematic

As seen in Figure 26, pins 7 and 8 are connected to an external USB2ANY header (J3). SDA and SCL are used for the I2C serial interface. The USB2ANY header is used to connect an external I2C programmer. Both pins require an external pull up resistor to VCC.

VDD is connected to 3.3 V and two decoupling capacitors are used. For best electrical performance of the LMK61E2 device, use a combination of 10 μ F, 1 μ F, and 0.1 μ F on its power supply bypass network. It is also recommended to use component side mounting of the power supply bypass capacitors, and it is best to use 0201 or 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane. The output enable pin of the LMK61E2 is also connected to VDD; this allows the output to always be enabled.








Pin 2 on the LMK61E2 is another digital control interface pin. When left open, LSB of I2C slave address is set to "01". When tied to VDD, LSB of I2C slave address is set to "10". When tied to GND, LSB of I2C slave address is set to "00". As seen in Figure 26, ADD can be connected to either VCC or GND through the configuration of the two 4.7-k Ω resistors. The default configuration is to connect ADD to VCC.

The clock generator is configured to output a 65-MHz frequency clock signal across pins 5 and 4 of the device. These two pins comprise an LVDS signal that is then passed through a $0.1-\mu$ F capacitor and terminated with a $100-\Omega$ resistor.






Copyright © 2017, Texas Instruments Incorporated

Figure 28. LMK00804BPW Clock Distributor Altium Schematic

The LMK61E2 outputs one LVDS clock signal; however, the system requires SYSCLK to go to multiple different locations. Each of these locations only accepts an LVCMOS clock signal. To handle this requirement, an LMK00804BPW is used. The LMK00804 is a clock fan-out buffer, which distributes four LVCMOS clocks. The LMK00804 is configured to accept a differential input clock and distribute it to four LVCMOS clocks that are all synchronized.

The CLKSEL pin (pin 7) is used to configure what type of input clock is used. In this system, an LVDS clock was generated from the LMK61E2 so the LMK00804 needed to be configured accepts an LVDS clock. This is done by connecting pin 7 to VDD. If pin 7 is grounded, an LVCMOS clock can be input.



Copyright © 2017, Texas Instruments Incorporated

Figure 29. LMK00804BPW Functional Block Diagram

19



The LMK00804B is a low-skew, high-performance clock fan-out buffer which can distribute up to four LVCMOS or LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in a logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter, phase noise floor, guaranteed output, and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

The four outputs from the LMK00804 go to two different places within the system. One of the clock outputs goes to the ADC conversion start synchronization logic, and the other to the PHI connectors. The LMK61E2 generates a 65-MHz LVDS clock signal and the LMK00804B distributes this clock into four synchronized 65-MHz LVCMOS clock signals.

1.4.8 Host Interface

This TI Design supports PHI to evaluate system performance. PHI TI's SAR ADC evaluation platform, which supports the entire TI SAR ADC family. By using PHI, the system easily communicates with the host PC using a USB interface. PHI supports the ADS8910 multiSPI[™] and onboard configuration I2C EEPROM interface. PHI GUI software can be used to evaluate both AC and DC parameter of the ADS8910B. For more information on PHI, see the ADS8910B EVM-PDK product page.

The PHI module software was modified to include the ability to accept an external clock input. This same software was used in the TIDA-01035 design.

1.5 Highlighted Products


The following subsections highlight key features of the devices used for this reference design. Find the complete details of the highlighted devices in their respective product datasheets.

1.5.1 OPA827

The OPA827 series of JFET operational amplifiers combine outstanding DC precision with excellent AC performance. These amplifiers offer low offset voltage (150 μ V, maximum), very low drift over temperature (0.5 μ V/°C, typical), low-bias current (3 pA, typical), and very low 0.1- to 10-Hz noise (250 nVPP, typical). The device operates over a wide supply voltage range, ±4 V to ±18 V on a low supply current (4.8 mA/Ch, typical).

Excellent AC characteristics such as a 22-MHz gain bandwidth product (GBW), a slew rate of 28 V/µs, and precision DC characteristics make the OPA827 series well-suited for a wide range of applications including 16- to 18-bit mixed signal systems, transimpedance (I/V-conversion) amplifiers, filters, precision ±10-V front-ends, and professional audio applications. The OPA827s are used as signal buffers in this system. The OPA827 is currently the highest bandwidth 36-V op amp offered by TI.

1.5.2 OPA625




Copyright © 2017, Texas Instruments Incorporated

Figure 30. OPA625 SAR ADC Driver Configuration

The OPAx625 family of op amps are excellent 16-bit and 18-bit SAR ADC drivers that are high precision with low THD and noise, allowing for a unique power-scalable solution. This family of devices is fully characterized and specified with a 16-bit settling time of 280 ns that enables a true 16-bit ENOB. Along with a high DC precision of only a 100- μ V offset voltage, a wide gain-bandwidth product of 120 MHz, a low wideband noise of 2.5 nV/ \sqrt{Hz} , this family is optimized for driving high-throughput, high-resolution SAR ADCs, such as the ADS88xx family of SAR ADCs.

The OPA625 is used in many SAR ADC reference designs. It is also used in the ADS8910B evaluation board. The OPA625 is often regarded as the best 5-V ADC driver amplifier available today from TI.

1.5.3 THS4551



Copyright © 2017, Texas Instruments Incorporated



The THS4551 fully differential amplifier offers an easy interface from single-ended sources to the differential output required by high-precision ADCs. Designed for exceptional DC accuracy, low noise, and robust capacitive load driving, this device is well suited for data acquisition systems where high precision is required along with the best SNR and spurious-free dynamic range (SFDR) through the amplifier and ADC combination.

The THS4551 features the negative rail input required when interfacing a DC-coupled, ground-centered, source signal to a single-supply differential input ADC. Very low DC error and drift terms support the emerging 16- to 20-bit SAR input requirements. A wide-range output common-mode control supports the ADC running from 1.8- to 5-V supplies with ADC common-mode input requirements from 0.7 V to greater than 3 V.

The THS4551 is commonly used in SAR ADC driver circuits. However, it is unclear where using a fully differential amplifier is beneficial over using two precision op amps and vice versa. This TI Design aims to clear up that uncertainty and distinguish benefits to using both configurations.



System Overview

1.5.4 ADS8910B




Figure 32. Multiple ADC Design

The ADS8910B, ADS8912B, and ADS8914B (ADS891xB) belong to a family of pin-to-pin compatible, high-speed, high-precision SAR based ADCs with an integrated reference buffer and integrated low-dropout regulator (LDO). These devices support unipolar, fully differential, analog input signals with ±0.5-LSB INL and 102.5-dB SNR specifications under typical operating conditions.

The integrated LDO enables single-supply operation with low power consumption. The integrated reference buffer supports burst-mode data acquisition with 18-bit precision for the first sample. External reference voltages in the range of 2.5 to 5 V are supported, offering a wide selection of input ranges without additional input scaling.

The integrated multiSPI digital interface is backward-compatible to the traditional SPI protocol. Additionally, configurable features simplify board layout, timing, and firmware, and support high throughput at lower clock speeds. The multiSPI digital interface allows for easy interface with a variety of microcontrollers, digital signal processors (DSPs), and field-programmable gate arrays (FPGAs).

The ADS8910B has a high sample rate of 1 MSPS, meeting the specification of the system. It also features single-supply low-power operation. The key differentiation of the ADS8910B that makes it ideal for the multichannel simultaneous sampling Test and Measurement systems is its integrated reference buffer. In addition to the higher level of integration, which enables a smaller board footprint, it also helps to eliminate the channel-to-channel variation caused by the external reference buffer variations. Another advantage of this SAR ADC is its zero latency, which makes it a perfect choice for higher sampling rate MUXed applications as the one described in TIDA-01051.



1.5.5 LM7705





Figure 33. LM7705 Typical Application

The LM7705 device is a switched capacitor voltage inverter with a low-noise, -0.23-V fixed negative voltage regulator. This device is designed to be used with low voltage amplifiers to enable the amplifiers output to swing to zero volts. The -0.23 V is used to supply the negative supply pin of an amplifier while maintaining less than 5.5 V across the amplifier. Rail-to-rail output amplifiers cannot output zero volts when operating from a single-supply voltage and can result in error accumulation due to amplifier output saturation voltage being amplified by following gain stages. A small negative supply voltage prevents the amplifiers output from saturating at zero volts and helps maintain an accurate zero through a signal processing chain. Additionally, when an amplifier is used to drive an input of the ADC, the amplifier can output a zero voltage signal and the full input range of an ADC can be used. The LM7705 device also has a shutdown pin to minimize standby power consumption.

The LM7705 was selected based on its high efficiency, ease of implementation, and low quiescent current. The LM7705 is used in multiple reference designs where true rail-to-rail performance is required.



1.5.6 REF6050



Copyright © 2016, Texas Instruments Incorporated

Figure 34. REF6050 Typical Application Circuit

The REF6000 family of voltage references have an integrated low-output impedance buffer that enable the user to directly drive the REF pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and delta-sigma ADCs, switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load the output of the voltage reference must be buffered with a low-output impedance (high-bandwidth) buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, ADS127xx family of delta-sigma ADCs, and other digital-to-analog converters (DACs).

The REF6000 family of voltage references is able to maintain an output voltage within 1 LSB (18 bits) with minimal droop, even during the first conversion while driving the REF pin of the ADS8910B. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate DAQ systems. The REF60xx variants of REF6000 family specify a maximum temperature drift of just 5 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined.


A 5-V reference voltage is required to meet the LSB specifications of this TI Design. The REF6050 also contains an internal buffer enabling multiple ADCs to be driven in parallel.

1.5.7 OPA376

The OPA376 family represents a new generation of low-noise operational amplifiers with e-triTM, offering outstanding DC precision and AC performance. Rail-to-rail input and output, low offset (25 μ V, maximum), low noise (7.5 nV/ \sqrt{Hz}), quiescent current of 950 μ A (maximum), and a 5.5-MHz bandwidth make this part very attractive for a variety of precision and portable applications. In addition, this device has a reasonably wide supply range with excellent PSRR, making it attractive for applications that run directly from batteries without regulation. In addition to that this part is unity gain stable and capable of driving high capacitive loads, which makes it an excellent choice for buffering the output common-mode voltages for the THS4551 and the OPA625.



1.5.8 LMK61E2



Copyright © 2017, Texas Instruments Incorporated

Figure 35. LMK61E2 Simplified Block Diagram


The LMK61E2 is an ultra-low jitter PLLatinum programmable oscillator with a fractional-N frequency synthesizer with integrated VCO that generates commonly used reference clocks. The outputs can be configured as LVPECL, LVDS, or HCSL.

The device features self-startup from on-chip EEPROM that is factory programmed to generate 156.25 MHz LVPECL output. The device registers and EEPROM settings are fully programmable in-system through I2C serial interface. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single $3.3-V \pm 5\%$ supply.

The device provides fine and coarse frequency margining options through I2C serial interface to support system design verification tests (DVT), such as standard compliance and system timing margin testing.

This clock generator is used as the main system clock generator. It was selected based on its adjustability, very low jitter, low power, and robust supply noise immunity.

1.5.9 LMK00804B



Copyright © 2017, Texas Instruments Incorporated

Figure 36. LMK00804B Simplified Schematic

25



www.ti.com


The LMK00804B is a low skew, high-performance clock fanout buffer that can distribute up to four LVCMOS or LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.

The output of the LMK61E2 is a differential LVDS signal. However, all of the components requiring clocking accept a single-ended LVCMOS clock input. The LMK00804B takes the LVDS signal from the LMK61E2 and splits it into four synchronized LVCMOS outputs. This allowed for the same buffered clock signal to be present at each clocked device. The LMK00408B was selected as it contains the correct number of outputs in the correct format, has very low additive jitter, and is easy to implement.



2 Getting Started Hardware and Software

This section outlines how to get the board up and running.



Copyright © 2017, Texas Instruments Incorporated

Figure 37. TIDA-01052 Hardware

2.1 Jumper Configuration

This system has a large amount of configurable options. These options are selectable through the use of three pin jumpers. Table 3 highlights the purpose of each jumper as well as the default configurations.

JUMPER NAME	SHORT PINS 1 AND 2	SHORT PINS 2 AND 3	DEFAULT CONFIGURATION
J32	CONVST synched with SYSCLK to ADC (jitter cleaner)	CONVST from PHI connector	Short pins 2 and 3
J33	CONVST synched with SYSCLK to ADC (jitter cleaner)	CONVST from PHI connector	Short pins 2 and 3
J34	Negative rail of amps to GND	Negative rail of amps to -0.2 V	Short pins 2 and 3
J5	Short to load EEPROM	Only a two-pin header	Short
J6	Short to load EEPROM	Only a two-pin header	Short
J13	Short when no input signal present	Only a two-pin header	Short
J16	Short when no input signal present	Only a two-pin header	Short
J17	Short when no input signal present	Only a two-pin header	Short
J20	Short when no input signal present	Only a two-pin header	Short

Table 3. Jumper Configuration



2.2 PHI Hardware

Before using the PHI connector, short jumpers J5 and J6 and attach the PHI board to the on board connector. The PHI EEPROM must be initialized first before the board can be used. To do this, launch the PHI Software Launcher software and select EEPROM Loader. Next, select the ADS8910B from the list of devices and click Load. Once you have selected the proper device, click Write and Verify. The EEPROM will now be loaded and initialized for use.

2.3 Measuring SNR, THD, SFDR, SINAD, and ENOB

The TIDA-01050 hardware testing requires a high-quality signal generator with a differential output because the generator's performance can limit measurement results. The Audio Precision AP-2700 series was used to generate the inputs necessary for system characterization and its characteristics are given in Table 4.

SPECIFICATION DESCRIPTION	SPECIFICATION VALUE
External source type	Balanced differential
External source impedance (RS)	10 to 30 Ω
Maximum noise	10 µV _{RMS}
Maximum SNR	110 dB
Maximum THD	–130 dB

Table 4. External Source Requirements

Using SMA cables, attach the signal from the signal generator to either the single-ended or fully differential front-end. Next, attach the PHI module to the respective connector. Set the signal generator to a 2-kHz differential output at the amplitude of choice. Remove the corresponding shorting links from the input of the system.

Install and run the ADS8910B EVM software, click on Spectral Analysis and set the SCLK frequency and sampling rate to the desired amounts. Once the software is configured, click Capture. The software will take the corresponding number of samples and calculate the SNR, THD, SFDR, SINAD, and THD.

2.4 Using Onboard Clocking and Jitter Cleaner

To program the LMK61E2, use the USB2ANY controller from Texas Instruments. Connect the SCL signal to pin 3 of J3 and connect the SDA signal to pin 2 of J3. Pin 1 of J3 will be connected to ground. Once the device is connected to the USB2ANY controller, install and run Codeloader. Once installed, click on Select Device and select the LMK61E2 under Clock Conditioners. Next, click on Find I2C Address to locate the I2C address of the onboard LMK61E2. Once the address has been located, select the desired clocking frequency and select LVDS as the output format. Click Generate Configuration and then Program EEPROM to set the device.

Now that the LMK61E2 is generating the clock, change the setting on Jumpers J32 and J33. This will activate the jitter cleaner and conversion start synchronization circuitry. Next, go back to the ADS8910B EVM software, select multiSPI under SDO Mode and select INTCLK under Clock Source. Make sure to set the SCLK frequency to the same frequency as the LMK61E2 frequency to receive proper measurements.

Once the hardware and software have been configured to accept the on board clock, capture data using the ADS8910B EVM software and observe the results.



3 Testing and Results

An Audio Precision 2700 series signal generator was used as the signal source to test the AFE and ADC performance. The AP2700's noise and THD has adequate performance and does not limit measurements. It is crucial to use a quality source as to not limit the system's performance by the signal source. A generic DC power supply was used to generate the 24-V DC, 18.5-V DC, 3.8-V DC, and 5.8-V DC input voltages.

Once the board is powered up and the signal is connected through an SMA cable, the shorting links on the input jumpers can be removed. Next, the PHI module is attached and the software is enabled on the host PC. Within the software, the ADC can be configured to the desired settings and tests can be run. Measuring SNR, THD, and ENOB can be performed when running a spectral analysis from the ADS8910B EVM GUI.

The AP2700 was set to output a 2-kHz sinusoid at various amplitudes. This was chosen as 2 kHz is the standard frequency used when measuring noise and THD. Various input amplitudes are used to highlight the benefits of the –0.2-V rail as the ADC approaches a 0 to V_{REF} swing.




Figure 38. THS4551 GND Rail Full Swing Result

		EVIII Connected : ADS8910EV	/M 🛛 🛛 Connect to Hardy
ages			
Register Map Config Time Domain Display Spectral Anstrator Histogram Analysis Linearity Analysis Reference Settling Analysis	Spectral Analysis	ark Harmonics Display DC	HE M FFT
Device Reset	0-1		
	-20-		
nterface Configuration			
SDI Mode	-40 -		
SPI 00 💌	-60-		
	U 9, 90- 97 - 100- 165 - 120-		
SDO Mode	-100-		
MuttiSPI 💌	4		
SDO Width	Ê -120-		
Quad SDO	140-140-140 and a state of the	at and the second second second second	and second by
Clock Source	-140-140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140		the second lar
Clock Source	 140 - Market Base of the second se Second second sec	er etterindi das selaindas kitus	a Marth Térrite. A
Clock Source INTCLK X Data Rate	-140-140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140 - 140	n open die der och period geber et	evinit index.
Clock Source	 140 - Market Base of the second se Second second sec	utandament in tant	and the second
Clock Source INTCLK C Data Rate SDR C	- 100- - 100- - 100- - 101- -	ut de udgene en fing by het	nsing include
Clock Source INTCLK C Data Rate SDR C Data Transfer Zone	-149- -169- -199- -199-	11 00000 325000 350000 375000 4	100000 434779
Clock Source INTCLK C Data Rate SDR C	- 100 - 100	17 010 17 01 01 01 01 11 11 11 11 11 11 11 11 11	00000 434779
Clock Source INTCLK C Data Rate SDR C Data Transfer Zone Zone 1		UT MUNTALINA AN AN AN ANA ANA ANA ANA ANA ANA ANA	20000 434779
Clock Source INTCLK C Data Rate SDR C Data Transfer Zone Zone 1		11 Martin Martin Martin Martin 300000 325000 350000 375000 4	20000 434779
Clock Source INTCLK V Data Rate SDR V Data Transfer Zone Zone 1 V Protocol Selected SRC_ES_INT_QS	140- -00- -00- -00- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -00- -220- -200- -2	17 Martin da angla ang ang ang ang ang ang ang ang ang an	20000 434779
Clock Source INTCLK Data Rate Zone 1 Protocol Selected SRC_ES_INT_QS	140- 140- 140- 200- 201-		
Clock Source INTCLK Data Rate SDR Data Transfer Zone Zone 1 Protocol Selected SRC_ES_INT_OS SCLK Frequency(H1)	141- 141-	(dB) Signal power(dBFS	Harmonics(dBC)
Clock Source NTCLK Data Rate SDR Data Transfer Zone Transfer Zone Struct Ed. Mr. 20 Protocol Editedd SRC_ES_Mr_QS SCLK Frequency(bt) Transfer Anhimatin 20M © 20.00M	1410- 1410- 1410- 1410- 1410- 2400- 24		Harmonics(dBC)
Clock Source INTCLK Data Rate SDR Data Transfer Zone Zone 1 Protocol Selected SCLK Frequency(Hz) Target Achievable	140- 140- 140- 200- 2 2500 50500 75500 100500 125000 175000 20000 22500 20000 275000 2 2 2500 50500 75500 100500 125000 175000 22500 20000 25500 25000 25500 25000 25500 25000 25500 25000 25500 250000 25000 25000 2500000000	(dB) Signal power(dBFS 24.402 -0.000850464	Harmonics(dBC) H1 0.00 H2 -136.0
Clock Source BITCLK BDR BDR Dats Faide SDR Con	140- 140- 140- 200- 2200- 2200- 2200- 2200- 2000- 2200- 2000- 2200- 200- 2000-	(dB) Signal power(dBFS 24.402 -0.000850464	Harmonics(dBC) H1 0.00 H2 -136.0 H3 -126.1
Cicck Source PriCLK Data Rate Data Rate Data Transfer Zone Zone 1 Protocol Selected SRC_ES_INT_OS SCLK Frequency/fut Target Achievable 1.00M © 869.57k	140- 140- 140- 140- 200-	(dB) Signal power(dBPS 24.402 -0.000850464 D(dB) ENCE	Harmonics(dBC) H1 0.00 H2 -136.0 H3 -126.1 H4 -142.40
Clock Source PITCLX Data Transfer Zone Zone 1 Protocol Selected SRC_ES_NT_CO SCLK Frequency(ht) Target Achievable 200 00 Scretister Retrievable 1000 00 B89.57k	440- -100- -100- -200- -200- -200- -200- -200- 1511 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014 1011 1014	(dB) Signal power(dBPS 24.402 -0.000850464 D(dB) ENCE	Harmonics(dBC) H1 0.00 H2 -136.01 H3 -126.11 H4 -142.44 H5 -137.91
Clock Source BITCLK Data Ratio BUR Con Table Transfer Zone Zone 1 Protocol Selected SRC_ES_INT_OS SCLK Frequency(Ft) Target Achievable 1.00M © 899.57k	140- 140-	(dB) Signal power(dBPS 24.402 -0.000850464 D(dB) ENCE	Harmonics(dBC) H1 0.00 H2 -136.0 H3 -126.1 H4 -142.40

Figure 39. THS4551 –0.2-V Rail Full Swing Result



Figure 40. OPA625 GND Rail Full Swing Result




Figure 41. OPA625 –0.2-V Rail Full Swing Result





Testing and Results

Figure 38 to Figure 41 highlight the performance improvements seen using the -0.2-V rail as compared to system ground where the signal becomes saturated for large inputs causing significant THD degradation. When the -0.2-V rail is used, the input signal can be larger before the THD performance deteriorates. These results are highlighted in Table 5.

SPEC	THS4551 (-0.2 V)	THS4551 (GND)	OPA625s (-0.2 V)	OPA625s (GND)
SNR	100.89 dB	71.55 dB	100.29 dB	76.69 dB
THD	-124.402 dB	-72.85 dB	–124.83 dB	–88.09 dB
ENOB	16.465	11.19	16.36	12.85
SFDR	126.155 dB	78.65 dB	125.79 dB	94.18 dB










Figure 42 and Figure 43 highlight the difference between the two amplifiers as the output signal swing reaches the limitations of the device. The THD performance of the THS4551 starts to degrade much sooner than that of the OPA625. This is due to the input/output voltage range of the devices. The OPA625 specifies 0.1 V of maximum output voltage headroom requirements on both the positive and negative rails while the THS4551 specifies 0.23 V in the datasheet. This can be seen in the results as the performance degrades at a smaller signal power for the THS4551 compared to the OPA625.

In conclusion, using a -0.2-V rail generator will mitigate the output voltage headroom limitations of the ADC driver and enable true rail-to-rail system operation. The small negative regulator provides the necessary headroom to maintain signal integrity for large input signals. These benefits are only seen once the device begins to operate near the supply rails and there is no SNR penalty for low power inputs.



4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-01052.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01052.

4.3 PCB Layout Recommendations

Due to the complexity of this TI Design, many design considerations need to be taken when developing the PCB layout. This design features a split ground plane. The ground plane is split between an analog ground and digital ground. The two grounds meet underneath the ADCs to connect the two planes. The digital ground includes all of the power switching regulators as well as all the digital signals from the ADC. The analog ground covers all of the analog circuitry prior to the ADC. It is important to keep the differential input signal traces the same length in order to negate any potential propagation loss on these lines.




Figure 44. Layout Preview

Figure 44 highlights the layout for TIDA-01052. The brownish colored layer is the ground plane. As seen; the ground plane is split between the analog and digital sections. The split is highlighted by the black line starting at the edges of the SMA connectors and going around the ADCs. It is also evident that the signal path of the differential inputs is the same length.

To learn more about the layout design, see TIDA-01050.

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01052.

Design Files



Design Files

4.4 Altium Project

To download the Altium project files, see the design files at TIDA-01052.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01052.

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01052.

5 Related Documentation

- 1. Texas Instruments, Noise Analysis in Operational Amplifier Circuits, Application Report (SLVA043)
- 2. Texas Instruments, *Op Amp Noise Theory and Applications*, Excerpted from *Op Amps for Everyone* (SLOA082)

5.1 Trademarks

All trademarks are the property of their respective owners.

6 About the Authors

ERIC BELJAARS is a systems architect at Texas Instruments, where he is responsible for developing reference design solutions for the industrial segment. Eric earned his bachelor of science in electrical engineering (BSEE) from The University of Oklahoma in Norman, OK.

TARAS DUDAR is a systems design engineer and architect at Texas Instruments, where he is responsible for developing reference design solutions for the test and measurement industry. Previously, Taras designed high speed analog SOC integrated circuits for Gbps data communications. Taras has earned his master of science in electrical engineering (MSEE) degree from the Oregon State University in Corvallis, OR.



Revision A History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (December 2016) to A Revision

Page

•	Changed language and images to fit current style guide	1
•	Changed Figure 19	11
•	Changed Figure 20	12

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated