This application bulletin discusses issues that arise when using external integration capacitors on the DDC112. It expands on the explanation given in the data sheet and provides some new data to help you select and use the capacitors. It does assume a basic understanding of the DDC112’s operation. For a good introduction to the DDC112, please see the DDC112’s data sheet.

Digital input pins RANGE0, RANGE1 and RANGE2 of the DDC112 set the full-scale range. Table I lists the corresponding range for each combination. Ranges 1 through 7 provide full-scale ranges starting at 50pC and increasing in steps of 50pC. These ranges use capacitors internal to the DDC112. For applications requiring other ranges, Range0 allows the user to choose the full-scale range by disabling the internal capacitors and using external ones. Figure 1 shows a simplified block diagram of the front-end integrators using external integration capacitors. The integration capacitors connect to the operational amplifiers via pins 3-6 and 23-26. Notice how pins 3, 5, 24 and 26 internally connect directly to the inputs 1 and 2. These pins are extremely sensitive and must be treated very carefully. Table II summarizes the connections. When external capacitors are not being used, leave pins 3-6 and 23-26 disconnected. The DDC112 ties them internally to analog ground.

Table I. Full-Scale Range Selection.

<table>
<thead>
<tr>
<th>RANGE2</th>
<th>RANGE1</th>
<th>RANGE0</th>
<th>FULL-SCALE RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0.96 ( C_{\text{EXT}} V_{\text{REF}} )</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>50pC</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>100pC</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>150pC</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>200pC</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>250pC</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>300pC</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>350pC</td>
</tr>
</tbody>
</table>

Table II. External Capacitor Pin Connections.

<table>
<thead>
<tr>
<th>SIDE</th>
<th>PIN TO OP AMP’S NEGATIVE INPUT (VERY SENSITIVE)</th>
<th>PIN TO OP AMP’S OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>1B</td>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>2B</td>
<td>26</td>
<td>25</td>
</tr>
<tr>
<td>2A</td>
<td>24</td>
<td>23</td>
</tr>
</tbody>
</table>

FIGURE 1. Simplified Block Diagram of Front-End Integrators Using External Integration Capacitors.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.
The DDC112 operates the same with internal or external integration capacitors. First, the integration capacitor precharges to VREF. As the integration begins, the input signal removes charge from the capacitor, driving the voltage at the op amp’s output lower. At the end of the integration, the input signal switches to the other side, while the voltage-input ADC measures the held value against VREF. This cycle continues on and on (see the data sheet for more information) effectively allowing continuous integration of the input signal. The following sections help in selecting the external capacitor, show performance data and discuss layout issues.

**SELECTING THE CAPACITOR VALUE**

The value of the integration capacitor and VREF set the full-scale range. As shown in Table I, the full-scale range when using external integration capacitors is:

\[ Q_{FS} = 0.96 \ V_{REF} \ C_{EXT} \]

The average current to reach full-scale is then:

\[ I_{FS} = \frac{Q_{FS}}{T_{INT}} = \frac{0.96V_{REF}C_{EXT}}{T_{INT}} \]

The external capacitors allow you to select the full-scale range you desire. The external range should be larger than what is available internally. While small external capacitors can be used, for ranges less than 350pC it’s best to use the internal capacitors. These capacitors tend to be more linear and the integrator has slightly better noise performance using the internal ranges. Plus, using the internal capacitors saves on components and printed circuit board (PCB) floor space.

In general, the same value capacitor should be used on the A and B sides of an input. Doing so helps match the offset and gain between the sides. If for some reason you want different value capacitors for the A and B sides, you will be limited to the full-scale range of the smaller capacitor. Here’s why: input signals exceeding the full-scale range of an integrator rail the output of the op amp to ground. The op amp no longer provides a virtual ground at the input and additional input current forces the input node to rise above ground until the ESD diode at the input (not shown in Figure 1) turns on. The voltage across the input creates a charge buildup. When the integration switches to the other side, the charge is then dumped onto that side’s integration capacitor causing an error. This error is usually large enough to make the data from the larger capacitor’s side unusable.

For example, assume sides A and B use 100pF and 200pF capacitors, respectively, \( V_{REF} = 4.096V \) and the total charge supplied by the input signal during the integration time is 500pC. This signal exceeds side A’s full-scale range (393pC) but not side B’s (786pC). During integration on side A, that side’s op amp rails causing the input to rise above ground. Charge builds up at the input and is dumped to side B when the integration switches sides. This charge produces an error which corrupts side B’s readings even though the input signal is below side B’s full-scale range. The input signal must be kept below the smaller full-scale range of side A for valid side B data. There is no similar restriction between inputs 1 and 2 and different value capacitors for the two inputs can be used.

The specified maximum integration capacitor is 250pF. For \( V_{REF} = 4.096V \), this corresponds roughly to a full-scale range of 1000pC. This is a conservative specification. For many applications, much larger capacitors can be used. Experiments have shown good results at room temperature even with capacitors exceeding 2nF (=7800pC) for CLK = 10MHz. Slowing down CLK allows even larger value capacitors to be used as there will be more time for the integration capacitor to precharge to \( V_{REF} \).

The DDC112 was designed to handle a maximum input current of 750µA. Be careful not to exceed this limit when using large external capacitors. The DDC112 will work with very high input currents, but running it this way places stress on internal metal lines which can cause premature device failure.

**SELECTING THE CAPACITOR DIELECTRIC**

The quality of the external integration capacitor strongly affects performance.

Some of the more critical parameters include: voltage coefficient, temperature coefficient and dielectric absorption. The voltage coefficient of the capacitor introduces non-linearities which degrade INL. The temperature coefficient produces gain error drift over temperature. Dielectric absorption can degrade performance for higher frequency input signals and also affect linearity.

Suitable dielectrics for the capacitors include high-quality multilayer ceramics, mica, and polystyrene. The capacitors should be physically small to allow them to be placed as close as possible to the pins on the DDC112. In general, we have found ceramic C0G (or NPO) capacitors in surface-mount packages to be a good choice. They are small, inexpensive, stable and available in a wide range of values. Be sure to avoid the X7R and Z5U ceramics. These capacitors often have very poor linearity performance.

**PERFORMANCE**

**Noise**

The two main contributors of noise in the DDC112 are the front-end integrators and the voltage-input ADC. For the internal ranges, particularly the lower ones, the noise of the integrators dominates. Its noise is inversely proportional to the integration capacitor and proportional to the sensor capacitance, \( C_{SENSOR} \). Since external capacitors are typically much larger in value than the internal capacitors, when they are used the integrator usually contributes less noise. This in
turn reduces the sensitivity of the noise to $C_{\text{SENSOR}}$. Figure 2 illustrates typical noise (with a low-level input signal) versus $C_{\text{SENSOR}}$ for different values of the external capacitor, $C_{\text{EXT}}$. Notice how the slope of the noise vs $C_{\text{SENSOR}}$ plot decreases for the larger external capacitors as a result of the decreased sensitivity in the front-end integrators.

![Figure 2: Noise vs $C_{\text{SENSOR}}$ for Different Values of $C_{\text{EXT}}$.](image)

**Linearity**

The front-end integrators set the linearity performance of the DDC112 and in the integrators the voltage coefficient of the integration capacitor ultimately limits the linearity. As the input signal increases, the voltage across the integration capacitors increases. This in turn changes the value of the integration capacitor due to the capacitor’s non-zero voltage coefficient and causes the transfer function to deviate from an ideal linear integrator.

Fortunately, the internal capacitors of the DDC112 have a low voltage coefficient and provide good performance. To keep the same level of performance with external capacitors, it’s important to choose capacitors with low voltage coefficients. Figure 3 shows a plot of integral non-linearity (INL) versus DDC112 output reading with ceramic C0G capacitors. An endpoint fit was used to calculate INL. The external capacitors were approximately 270pF and the integration time was 500µs. For comparison, the INL of the largest internal capacitor (Range 7) is also plotted.

![Figure 3: INL vs Output Reading Using an External Integration Capacitor.](image)

**PCB Layout**

The layout of the external capacitors and traces on the printed circuit board is critical. Using small surface-mount packages like the “0805” for the capacitors allows for compact layouts without the need for vias in the PCB. Figure 4 shows an enlarged layout with only the external capacitors included for simplicity. As discussed earlier, pins 3, 5, 24 and 26 connect internally to the inputs and should be kept as short as possible to reduce pickup and leakage. Consider using the top-side metal for a ground plane and make sure the ground plane surrounds the capacitors and traces to provide shielding. If a different layer is used for the ground plane, then tie the unused metal near the external capacitors to ground to form a shield. And remember, if the external capacitors are not being used, leave pins 3-6 and 23-26 floating.

![Figure 4: Layout Example Using External Integration Capacitors.](image)
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated