Calibration Routines and Register Value Generation for the ADS1216, ADS1217 and ADS1218

Joseph Wu
Data Acquisition Group

ABSTRACT

In order to achieve the best possible performance, offset and gain can be often be calibrated in high-resolution analog-to-digital converters (ADCs). Changes in temperature, PGA gain, power supply voltage, or most importantly, decimation ratio can influence the accuracy of measurement. This application note explains how the calibration routines work and how to generate values for the full-scale register (FSR) and the offset calibration register (OCR) in the ADS1216, ADS1217, and ADS1218 family of ADCs.

These delta-sigma (ΔΣ) ADCs rely on five different codes to perform two different types of calibration. First, there are three self-calibration routines: SELFOCAL, SELFGCAL, and SELFCAL. There are also system calibration routines: SYSOCAL and SYSGCAL. Each of these calibrations will have an effect on the FSR, OCR, or both. Delta-sigma ADCs use oversampling as a means to obtain high resolution. These 24-bit, 8-channel components offer precision and a wide dynamic range operating from 2.7V to 5.25V supplies. Internal buffers create high-impedance inputs, allowing for direct connections to transducers or low-level voltage signals.

The first product in this family is the ADS1216, which has an input range of ±V_{REF} (in PGA gain = 1). The ADS1218 features an additional 4kBytes of FLASH memory. The ADS1217 is similar to the ADS1216, except the input range is doubled to ±2V_{REF} (in PGA gain = 1).

This application note also applies to the MSC1210, MSC1211, and MSC1212, which incorporate a similar 8-channel ADC.

Contents

1 Calibration .......................................................................................................................................2
  1.1 Self Calibration ..........................................................................................................................2
  1.2 System Calibration ....................................................................................................................2
2 Digital Filter and Calibration Register Details ..............................................................................3
3 Examples .........................................................................................................................................6
4 Conclusion .......................................................................................................................................7
5 Calibration Notes ............................................................................................................................8
6 Glossary ...........................................................................................................................................9
7 References ........................................................................................................................................9
1 Calibration

Calibration can be influenced by changes in the operation of the ADS1216, ADS1217, and ADS1218. Variations in temperature, PGA gain, reference voltage, or decimation ratio can affect the expected values in the Offset Calibration Register (OCR) and Full Scale Register (FSR). The output of the digital filter is modified by both values before sending the data to the Data Output Register (DOR).

The ADS1216, ADS1217, and ADS1218 each have two groups of calibration codes, self-calibration and system calibration. There are five separate calibration codes for this family of devices. These codes are detailed in Sections 1.1 and 1.2.

1.1 Self Calibration

The first type of calibration in the ADS1216, ADS1217 or ADS1218 is an internal or self-calibration. There are three self-cal codes. Note that some of these comments are taken directly from the relevant datasheets. (See References for complete information.)

SELFOCAL – In the self-offset calibration, both inputs to the converter are internally tied to the AINCOM line. The input is thus zeroed. The OCR then records the output of the digital filter. Future readings subtract the contents of this register from the digital filter output. This calibrates for internal inherent offset errors in the part.

SELFGCAL – The self-gain calibration is used to calibrate for the gain in the part. The converter inputs are internally tied to the $V_{REF}^+$ and $V_{REF}^-$ lines, and the converter assumes the inputs to be the positive full-scale for the ADS1216 and ADS1218 (for the ADS1217 it is assumed to be 1/2 of the positive full-scale because of its larger input range). SELFGCAL compensates for gain errors that come from the digital filter and updates the FSR. In PGA gain other than 1, circuitry compensates to scale the reference.

SELFCAL – The self-calibration routine runs a SELFOCAL and then a SELFGCAL. This updates both the OCR and FSR.

1.2 System Calibration

The other type of calibration is an external or system calibration. In these calibration routines, the appropriate signal must be put onto the selected inputs.

SYSOCAL – In the system offset calibration, the user must select the input channels, zero the inputs and then run the SYSOCAL command. This allows the user to calibrate out any offset errors associated with the entire system. This command updates the OCR.

SYSGCAL – For system gain calibration, the user must select the input channels, supply the positive full-scale input, and then run the SYSGCAL command. This command updates the FSR.
2 Digital Filter and Calibration Register Details

ADS1216, ADS1217, and ADS1218 all have a digital filter that can run in one of four modes selectable in the Mode and Decimation Register. Each mode is based on a \( \sin(x)/x \) or a sinc filter. The fast settling filter (FS) settles in one \( t_{\text{data}} \) period. The sinc\(^2\) filter (S2) has lower noise and settles in two \( t_{\text{data}} \) periods. The sinc\(^3\) filter (S3) has even lower noise but settles in three \( t_{\text{data}} \) periods. The final mode of operation is the auto mode. In this mode, the output of the digital filter is such that the first two data reads come from FS, the third comes from S2, and the fourth and subsequent reads come from S3. For more on these modes of operation, see the respective datasheets. Calibration for first two modes of digital filtering will be noisier and result in less accurate values in the OCR and FSR.

The digital filter is the key to all calibrations. The digital filter gain changes as the decimation ratio changes. The OCR zeroes the offset of the input circuitry and modulator up to the digital filter while the FSR calibrates for full-scale changes that come from changes in the decimation ratio. Calibration for either offset or gain requires 7\( t_{\text{data}} \) periods (a SELFCAL which does both an offset and gain calibration will therefore take 14\( t_{\text{data}} \) periods). This is because in both cases, the input is sampling either the zeroed offset or the \( V_{\text{REF}} \). To get the best values for the register, seven samples are taken from the filter. The first three are discarded and the latter four are averaged. The digital filter and the implementation of the OCR and FSR registers are shown in Figure 1.

![Figure 1. Digital Filter and Calibration Registers of the ADS1216, ADS1217, and ADS1218](image)

The output of the modulator is sent to the digital filter where it is scaled by a function of the decimation ratio (DR). The value of the OCR register is then subtracted from the output of the digital filter. FSR is then multiplied to get the DOR.

First, the digital filter gain is applied to the modulator output. The digital filter gain (DFG) is a function of decimation ratio and is given by the equation below.

\[
DFG = \frac{3}{4} (DR^3 \cdot 2^4)
\]  

(1)
In addition to the decimation ratio, the digital filter gain is also affected by a scale factor to align the digits of the digital filter for low decimation ratios. This is given in the above equation as \( A \). The factor \( A \) is an integer number that is also determined by the decimation ratio listed in Table 1. Given a decimation ratio, the table shows what value of \( A \) to use. Decimation ratios not given in the table must be rounded up to get \( A \) (for example, DR of 1000 rounds to 1023 and uses \( A = -7 \)).

### TABLE 1. Digital Filter Gain for a Given Decimation Ratio

<table>
<thead>
<tr>
<th>DR</th>
<th>( A )</th>
<th>( DFG ) (multiply by ( DR^3 ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>10</td>
<td>768</td>
</tr>
<tr>
<td>25</td>
<td>9</td>
<td>384</td>
</tr>
<tr>
<td>31</td>
<td>8</td>
<td>192</td>
</tr>
<tr>
<td>40</td>
<td>7</td>
<td>96</td>
</tr>
<tr>
<td>50</td>
<td>6</td>
<td>48</td>
</tr>
<tr>
<td>63</td>
<td>5</td>
<td>24</td>
</tr>
<tr>
<td>80</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>101</td>
<td>3</td>
<td>6</td>
</tr>
<tr>
<td>127</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>161</td>
<td>1</td>
<td>1.5</td>
</tr>
<tr>
<td>203</td>
<td>0</td>
<td>0.75</td>
</tr>
<tr>
<td>255</td>
<td>-1</td>
<td>0.375</td>
</tr>
<tr>
<td>322</td>
<td>-2</td>
<td>0.1875</td>
</tr>
<tr>
<td>406</td>
<td>-3</td>
<td>0.09375</td>
</tr>
<tr>
<td>511</td>
<td>-4</td>
<td>0.046875</td>
</tr>
<tr>
<td>645</td>
<td>-5</td>
<td>0.0234375</td>
</tr>
<tr>
<td>812</td>
<td>-6</td>
<td>0.01171875</td>
</tr>
<tr>
<td>1,023</td>
<td>-7</td>
<td>0.005859375</td>
</tr>
<tr>
<td>1,290</td>
<td>-8</td>
<td>0.002929688</td>
</tr>
<tr>
<td>1,625</td>
<td>-9</td>
<td>0.001464844</td>
</tr>
<tr>
<td>2,047</td>
<td>-10</td>
<td>0.000732422</td>
</tr>
</tbody>
</table>

After the digital filter, the value of the OCR is subtracted. In a calibration, the OCR is generated during an offset calibration cycle, where the inputs are tied to what is expected to be a zero offset. The output of the digital filter is recorded into the OCR register. This offset value is then subtracted from subsequent readings. Figure 2 illustrates the offset calibration process.
After the OCR is subtracted, the FSR is multiplied to get the output data. The FSR aligns the full scale to the reference voltage. During a gain calibration, the inputs are set to the reference voltage (for the ADS1216 and ADS1218, this is the positive full scale; for the ADS1217, this is 1/2 of the positive full scale). The output of the digital filter during a gain calibration has the OCR subtracted, and this value is used to calibrate the output to a positive full scale. By using a reciprocal function, the FSR is calculated. Mathematically, the output of the digital filter, with the OCR subtracted out, is divided from h1FFFFFFF. This process is given in the equation below and is illustrated by the diagram in Figure 3.

\[
FSR = \frac{h1FFFFFFF}{\text{DigitalFilterOutput} - \text{OCR}}
\]  

For different PGA gains, note that in a self-gain calibration, the inputs are internally set to a scale of \(V_{REF}\). In a system gain calibration, the inputs should be set to the proper positive full scale, depending on PGA gain and reference voltage.
In the offset calibration, the input is set to zero and the OCR is found with whatever Vin the modulator sees. The FSR is independent of offset calibration. In gain calibrations, the modulator inputs are set to \( V_{\text{REF}^+} \) and \( V_{\text{REF}^-} \), FSR is calculated to ensure that the output reads positive full scale (the DOR reads h7FFFFF).

Now, with some understanding of how the OCR and FSR registers are calculated and used, the equations for the DOR can be found. For the ADS 1216 and ADS1218 they are:

\[
DOR = \left( \frac{V_{\text{in}}}{V_{\text{REF}}} \cdot DFG \right) - OCR \cdot \frac{FSR}{2^{22}} \quad \text{in bipolar mode and} \quad (3)
\]

\[
DOR = \left( \frac{V_{\text{in}}}{V_{\text{REF}}} \cdot DFG \right) - OCR \cdot \frac{FSR}{2^{21}} \quad \text{in unipolar mode.} \quad (4)
\]

For the ADS1217 it is:

\[
DOR = \left( \frac{V_{\text{in}}}{2 \cdot V_{\text{REF}}} \cdot DFG \right) - OCR \cdot \frac{FSR}{2^{22}} \quad \text{in bipolar mode and} \quad (5)
\]

\[
DOR = \left( \frac{V_{\text{in}}}{2 \cdot V_{\text{REF}}} \cdot DFG \right) - OCR \cdot \frac{FSR}{2^{21}} \quad \text{in unipolar mode} \quad (6)
\]

### 3 Examples

Here are a few examples to illustrate how the OCR and FSR are determined.

**Example 1**

An ADS1217 is running in bipolar mode with a reference input of 2.5V, an offset of 0V, and a decimation ratio of 625. A SELFCAL is run (which is the same as running a SELFOCAL and then a SELFGCAL in sequence).

With the inputs at 0V, OCR is determined to be ideally h000000. The FSR, however, is calculated by working backward from the reciprocal function:

\[
FSR = \left( h1FFFFFFFFFFFF \right) / \left( DFG - OCR \right) \quad (7)
\]

The FSR = [(h1FFFFFFFFFFFF)/(h6255*2^5-h000000)] = h5DD332.
Example 2

An ADS1216 is running in unipolar mode with a reference input of 1.25V and a decimation ratio of 200. However, the user accidentally puts in an input of 0.5V across channels AIN0 and AIN1, selects those channels, and runs a SYSOCAL and then a SELFGCAL. The large error in the offset causes an error in the gain calibration.

\[ OCR = \frac{V_{in}}{V_{REF}} \cdot DFG \]  \hspace{1cm} (8)

Here the OCR = \((0.5/1.25)\times(0.75\times200^3\times2^0) = 2400000 = h249F00\).

The FSR = \[^{(h1FFFFFFFFFFFF)/(\times(0.75\times200^3\times2^0)-h249F00)}] = h95217C.

This was meant to illustrate that an error in the OCR can cause an error in the calculation of the FSR.

Example 3

Realizing the mistake in Example 2, the user properly zeroes the input (but has a system offset of 5mV), and then runs the same SYSOCAL and SELFGCAL.

Using Equation 8, the OCR = \((0.005/1.25)\times(0.75\times200^3\times2^0) = d24000 = h005DC0\).

Then the SELFGCAL internally switches in the reference and calibrates the gain. Using Equation 7, the FSR = \[^{(245-1)/(\times(0.75\times2003\times20))} = h1FFFFFFFFFFFF/h5B8D80 = h597A7E\].

4 Conclusion

For most cases, the user should not have to bother with details of how and why calibration works. These parts were designed to have a simple calibration through a few select commands. However, it is important to understand where these calibration coefficients come from when things are not working as expected. Calculations deriving the OCR and FSR register contents can help debug problems as they arise. Also included with this Applications Note are a few general notes on calibration that the user should consider when using these parts, as well as a glossary of important terms used in this document.
5 Calibration Notes

Here are a few notes on calibration that may be helpful in using the ADS1216, ADS1217 or ADS1218.

1. Calibration must be done to account for changes in the decimation ratio. The gain of the digital filter varies with the decimation ratio. Therefore, if the decimation ratio changes, the digital filter gain changes. The FSR value is then off from the last calibration, yielding the wrong gain. Similarly, the offset is affected by changes in the calibration.

2. PGA changes require a calibration. This change benefits offset calibrations more. In higher gains, the FSR value from a gain calibration may be subject to more noise. See the appropriate datasheet for noise in measurement in different PGA gains.

3. Temperature changes may require a calibration. This becomes important if the drift performance is important. The input offset, reference voltage, and gain error can all be influenced by the temperature.

4. Power supply changes may require a calibration. This is likely to change the same parameters that temperature does.

5. Calibration for either offset or gain requires $7t_{\text{data}}$ periods. This is for either a self or a system calibration. A SELFCAL command will require the part to go through a SELFOCAL and a SELFGCAL, requiring $14t_{\text{data}}$ periods.

6. The input buffer can affect a system gain calibration. Since the system calibrations use the same lines as the analog inputs, this is subject to the same restrictions. If the input buffer is on, and $V_{\text{REF}}$ is sampled for the SYSGCAL, the signal should be within the input operating range of the buffers. That is, $V_{\text{REF}}$ should be between AGND+0.05V to AVDD-1.5V.

7. Using the auto mode or sinc$^3$ filter is best for calibration. Calibration will take time, regardless of whatever filter is used. Since the sinc$^3$ filter is the least noisy, it is best to use that for calibration; once you get the best values for the OCR and FSR, then switch back to whatever filter you decide to use for reading data.

8. The PGA Offset DAC (ODAC) can affect calibration. The ODAC shifts the input to the PGA by as much as half of the full scale input range. This input shift can affect the calibration of the part by appearing as an offset error, and should be set after calibration.
6 Glossary

A – Exponential factor used to calculate the DFG

DFG – Digital Filter Gain

DOR – Data Output Register

DR – Decimation Ratio

FSR – Full Scale Register

MSB – Most Significant Bit

OCR – Offset Calibration Register

ODAC – Offset DAC

SELCAL – Self-Calibration in which a SELFOCAL is run and then a SELFGCAL is run

SELGCAL – Self-Gain Calibration

SELFOCAL – Self-Offset Calibration

SYSGCAL – System Gain Calibration

SYSOCAL – System Offset Calibration

7 References

ADS1216 Product Data Sheet (SBAS171B)

ADS1217 Product Data Sheet (SBAS260)

ADS1218 Product Data Sheet (SBAS187)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated