ABSTRACT

This paper explores the noise issues that are inherent in the design of programmable gain amplifiers when multiplying digital-to-analog converters (DACs) are used as the programmable gain element. In particular, the effects of circuit topology on these noise issues are highlighted. This document also develops several methods for generalized noise analysis, emphasizing an analytical, structured approach.

Contents

1 Introduction ................................................................. 2
2 Noise Calculation for the Amplifier ........................................ 3
3 Modeling the DAC as a Variable Impedance .............................. 7
4 Determination of Component Values ................................... 9
5 Gain Scaling and Comparison .......................................... 11
6 Heuristic Reasoning .................................................... 14
7 Additional Comments .................................................. 15
8 Conclusion ................................................................. 16
9 References ................................................................. 16

List of Figures

1 Typical Variable Gain Amplifier Using a Multiplying DAC .... 2
2 Variable Gain Amplifier with a Multiplying DAC in Feedback Path .... 2
3 Simple Inverting Amplifier Circuit .................................. 3
4 Amplifier Circuit with Noise Sources Included .................. 6
5 R-2R DAC Ladder Network with Switches ...................... 7
6 Inverting Amplifier with Generalized Variable Impedance on Input .... 8
7 Inverting Amplifier with Generalized Variable Impedance on Feedback .... 8
8 Noise vs Gain (OP27) .................................................. 13
9 Noise Source Connected to Load .................................... 14

List of Tables
1 Introduction

This application report analyzes two topologies of variable gain amplifiers using multiplying digital-to-analog converters (DACs). The first topology (see Figure 1) is the most popular, and is generally given in product specifications as a typical usage.

![Figure 1. Typical Variable Gain Amplifier Using a Multiplying DAC](image)

An alternative topology that is not generally considered places the DAC in the circuit feedback path, as shown in Figure 2.

![Figure 2. Variable Gain Amplifier with a Multiplying DAC in Feedback Path](image)

There are advantages and disadvantages to both circuits; this document investigates these differences, particularly in the area of how the topology of the circuit affects the overall noise present at the output of the circuit.

One assumption made throughout this document is that the DAC and amplifier selected for a given design are the same for both types of circuits. This constraint, combined with the maximum and minimum gain required by the amplifier circuits, dictates other impedances within the circuit. Further, the gain as a function of DAC codeword input is different for both topologies. As a result of these assumptions and differences, mechanisms will be realized that allow one to properly compare the two topologies.

To start, we provide the reader with a short overview for calculating noise in a sample amplifier circuit, followed by a discussion on generalizing the DAC into a variable resistance element for the circuit. Next, we analyze a method for calculating other circuit elements based on a chosen DAC parameter. Given that the circuit types have different gain characteristics, a normalization of one circuit with respect to the other is worked out that allows comparison of the noise within the two topologies. Finally, a discussion of the different forms of the gain functions is undertaken.
2 Noise Calculation for the Amplifier

Figure 3 shows a simple inverting amplifier circuit from which a noise model will be created.

Figure 3. Simple Inverting Amplifier Circuit

The amplifier has voltage and current noise density sources generated by the internal amplifier circuitry. To simplify working with these noise sources, they are combined into a voltage noise source and two current noise sources. This simplification allows them to be considered separately from the amplifier itself, presenting the amplifier as ideal and making the noise sources appear as separate components attached at the amplifier input nodes. These combined set of noise sources are termed input-referred noise sources.

The amplifier specification gives these noise sources as a voltage noise density in $V/\sqrt{\text{Hz}}$, and inverting and noninverting input current noise densities in $A/\sqrt{\text{Hz}}$. The reason for identifying two different current noise sources is that there are differences in the way each input node is connected to external circuitry; in other words, the load on the noise source is different for each type of current noise. Many voltage feedback amplifiers may only specify one current noise density value. In these situations, both inverting and noninverting input current noise sources are assumed to be the same as the one specification.

The components attached to the amplifier also contribute noise to the system. A significant part of this secondary noise results from the random motion of electrons within the components themselves caused by thermal energy. Generally, reactive components are considered to be ideal and contribute no noise to the system; however, they can modify the response of the noise within the system, so we must not ignore them.

Resistive elements within the system exhibit a voltage noise density that is directly proportional to the square root of the resistor value—a Thevenin form—and a current noise density that is inversely proportional to the square root of the resistor value—a Norton form. The Thevenin form is given as a voltage source, where:

$$V_n(R) = \sqrt{4kTR}$$

Given that $T$ is temperature measured in degrees Kelvin (K) and $k$ is Boltzmann’s constant of $1.38 \times 10^{-23}$ [m²kg/s²/K], the Norton form is given as a current source:

$$I_n(R) = \sqrt{\frac{4kT}{R}}$$

Note that these two sources are defined in units of $V/\sqrt{\text{Hz}}$ and $A/\sqrt{\text{Hz}}$, respectively. These units are used because they are proportional to the total noise energy seen by the circuit, which happens to be the same for all resistors.

The statement of noise energy being constant for any resistive element may seem hard to accept, but the following set of equations provide a rudimentary proof of this concept. Recognize that squaring both sides of Equation 1 results in Equation 2:

$$V_n\left[\frac{V}{\sqrt{\text{Hz}}}\right] = \sqrt{4kTR}\left[\frac{V}{\sqrt{\text{Hz}}}\right]$$

$$V_n^2\left[\frac{V^2}{\text{Hz}}\right] = 4kTR\left[\frac{V^2}{\text{Hz}}\right]$$

(1)
Dividing both sides of Equation 2 by the resistance R generates Equation 3:

$$\frac{V(X)^2}{R} \left[ \frac{W}{\text{Hz}} \right] = 4kT \left[ \frac{W}{\text{Hz}} \right]$$

(3)

Noting that: $$\frac{V^2}{\Omega} = W$$

Since $$W = \frac{J}{s}$$ and $$\text{Hz} = \text{s}^{-1}$$, substituting these terms gives us Equation 4:

$$\frac{V_n^2}{R} \left[ \frac{W}{\text{Hz}} \right] = 4kT \left[ \frac{\left( \frac{J}{s} \right)}{\text{s}^{-1}} \right] = 4kT[J]$$

(4)

It is important to note that Equation 4 does not show that every resistor contains 4kT Joules of energy; indeed, this formula says nothing about the total amount of thermal energy contained within the resistor. What it does say is that connecting the resistor in the circuit allows an average of 4kT Joules of energy fluctuation to be seen by the circuit, manifested as either voltage or current (or both). In other words, every resistor added to the topology on average both injects and dissipates 4kT Joules of electrical energy, regardless of the value of the resistor. Being a random variable whose expected value is 4kT Joules, it both delivers and absorbs energy; thus, over time the total energy delivered to the circuit is zero, which makes sense since a resistor is not a power source. However, sampling the energy at any point in time will (with some probability) show a slight deviation from the nominal, indicating some energy transfer has occurred.

Another noteworthy item about noise units is how they are described in per Hertz units. This convention is used because noise units are a density function in the frequency domain. One question that arises from units such as these is, “Don't you get infinite noise at 0Hz or DC?” The answer is no. When units show up in the denominator, they typically reference a difference between two values of the same unit.

For example, the voltage noise density could be written as $$\frac{V}{\sqrt{\text{Hz}_{\text{upper limit}} - \text{Hz}_{\text{lower limit}}}}$$ or $$V\sqrt{\Delta\text{Hz}}$$, which is typically reduced to $$V\sqrt{\text{Hz}}$$ because the difference is contained within the coefficient multiplying the units. Therefore, a difference of 0Hz is useless, because integrating this density function over zero range would yield a zero value.

It is important for the reader to understand that these noise sources are characterized in Root Mean Square (RMS) terms; that is, they represent the average magnitude of a random variable. In the case of the amplifier, it is a statistical combination of several random variables within the circuit that is then mathematically referred to the inputs. Further, these random variables are assumed to be uncorrelated in time; this assumption means that any cross-coupling of the variables during circuit analysis would average to zero, causing all cross-coupled terms to cancel each other out.

To clarify, consider the definition of an RMS calculation for a given random variable defined as:

$$\text{RMS}(X) = \sqrt{\frac{1}{2}X^2}$$

where the notation $$X$$ indicates the mean (or expected value) of the random variable $$X$$. Note also the standard deviation $$\sigma$$ of a random variable is given as:

$$\sigma = \sqrt{\frac{(X - \mu)^2}{\text{variance}}},$$

with $$(X - \mu)^2$$ being the variance of $$X$$, given that $$\mu$$ is the mean of $$X$$.

If $$\mu = 0$$—that is, there is no DC offset, which is assumed to be valid for all noise sources within the circuit—then:

$$\sigma = \sqrt{X^2} = \text{RMS}(X)$$

In other words, the standard deviation of a noise source is the same as the RMS value of the noise source if and only if the mean value of the noise source is zero.
It was noted earlier that there are multiple noise sources within the circuit being analyzed. Therefore, it is understood that the output voltage will be some linear combination of these individual noise sources. To acknowledge this effect, a two-variable example will be developed that the reader should recognize can be readily expanded to any number of variables.

Realizing the variance of $X$ is given as:

\[ \text{var}(X) = \frac{1}{n} \sum_{i=1}^{n} (X_i - \mu_X)^2 \]

where $\mu_X = \mu$

the variance of two random variables $X$ and $Y$ can then be written as Equation 5.

\[ \text{var}(X + Y) = \frac{1}{n} \sum_{i=1}^{n} (X_i + Y_i - (\mu_X + \mu_Y))^2 \]

Since expected value is a linear operation, $X + Y = X + Y$, and Equation 5 becomes Equation 6:

\[ \text{var}(X + Y) = \frac{1}{n} \sum_{i=1}^{n} (X_i + Y_i - (\mu_X + \mu_Y))^2 \]

Knowing that $\mu_X = 0$ and $\mu_Y = 0$ because the mean of our noise sources is zero, Equation 6 yields Equation 7:

\[ \text{var}(X + Y) = \text{var}(X) + \text{var}(Y) + 2 \text{cov}(X,Y) \]

Again, distribute the expected value operation in Equation 7, producing Equation 8:

\[ \text{var}(X + Y) = \text{var}(X) + \text{var}(Y) + 2 \text{cov}(X,Y) \]

By definition, two random variables are independent if $\text{cov}(X,Y) = 0$. Conversely, knowing that $X$ and $Y$ are independent random variables allows Equation 8 to become Equation 9:

\[ \text{var}(X + Y) = \text{var}(X) + \text{var}(Y) \]

Keeping in mind that $\mu_X = 0$ and $\mu_Y = 0$ eliminates the cross-coupled term and reduces Equation 9 to Equation 10:

\[ \text{var}(X + Y) = \text{var}(X) + \text{var}(Y) \]

Equation 10, in turn, reveals Equation 11:

\[ \text{var}(X + Y) = \text{var}(X) + \text{var}(Y) \]

and, by the definition of $\text{RMS}(X) = \sigma_X = \sqrt{\text{var}(X)}$, Equation 11 becomes Equation 12:

\[ \text{RMS}(X + Y) = \sigma_{X+Y} = \sqrt{\sigma_X^2 + \sigma_Y^2} \]

again, assuming the mean of the noise sources is zero.

It should be easy to see how Equation 12 could be extended to more than two random variables because the RMS result of adding two random variables is simply the square root of the sum of the variances when the random variables are independent and have a mean value of zero. Furthermore, note how superposition holds for adding the variances under the radical. The persistence of this property allows the output noise from each noise source to be calculated independently; then sum the variances to obtain the final result.

Once one has the method for calculating the total output noise of the system (by extension of Equation 12), it is necessary to revisit the circuit in Figure 3 and insert the noise sources to begin the analysis. Figure 4 shows this modification using Norton form noise sources across the resistive elements.
Noise Calculation for the Amplifier

The analysis for noise begins the same as any circuit analysis. This procedure may seem invalid as a result of the foregoing discussion for addition of RMS sources; keep in mind, though, that the independence of each source is not compromised when multiplying them by scalar coefficients that themselves do not depend on the sources. That is, $\alpha X = \alpha X$ and $\alpha^2 X^2 = (\alpha X)^2$. This point will become clear after completing the first step of the analysis.

In the analysis, the amplifier is considered ideal with infinite gain, thus forcing the two input nodes to the same voltage. Labeling the input node voltage as $v$ and summing the currents at the two input nodes results in Equation 13 and Equation 14:

\[
\begin{align*}
\frac{v - V_{n,i}}{R_i} + \frac{v - V_{n,o}}{R_i} + I_{n,R_i} + I_{n,\text{amp}} &= 0 \\
\frac{v - V_{n,\text{amp}}}{R_b} + I_{n,R_b} + I_{n+,\text{amp}} &= 0
\end{align*}
\]

(13) (14)

Solving Equation 13 and Equation 14 simultaneously for $V_{n,o}$ and eliminating $v$ leaves an equation that defines the random variable $V_{n,o}$ as a sum of multiple independent random variables multiplied by scalar coefficients, as shown in Equation 15:

\[
V_{n,o} = I_{n,R_i}R_i + I_{n,R_i}R_i + I_{n,\text{amp}}R_i - V_{n,i}R_i + V_{n,\text{amp}} \left( 1 + \frac{R_i}{R_f} \right) - I_{n,R_b}R_b \left( 1 + \frac{R_i}{R_f} \right) - I_{n+,\text{amp}}R_b \left( 1 + \frac{R_i}{R_f} \right)
\]

(15)

Equation 15 represents the instantaneous output noise voltage $V_{n,o}$ as the sources are sampled. Recognizing again that $\alpha X = \alpha X$ and $\alpha^2 X^2 = (\alpha X)^2$, then, each term in Equation 15 is identified as an independent random variable. Therefore, the RMS value of $V_{n,o}$ is the square root of the expected value of the sum of these random variables, and, by extension of Equation 12, yields Equation 16:

\[
\text{RMS}(V_{n,o}) = \sqrt{I_{n,R_i}^2 R_i^2 + I_{n,R_i}^2 R_i^2 + I_{n,\text{amp}}^2 R_i^2 + \left( - V_{n,i} \right)^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + \left( - I_{n,R_b} \right)^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + \left( - I_{n+,\text{amp}} R_b \right)^2 \left( 1 + \frac{R_i}{R_f} \right)^2}
\]

(16)

Simplifying, Equation 16 then becomes Equation 17:

\[
\text{RMS}(V_{n,o}) = \sqrt{I_{n,R_i}^2 R_i^2 + I_{n,R_i}^2 R_i^2 + I_{n,\text{amp}}^2 R_i^2 + V_{n,i}^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + I_{n,R_b}^2 R_b^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + I_{n+,\text{amp}}^2 R_b^2 \left( 1 + \frac{R_i}{R_f} \right)^2}
\]

(17)

in which all the negated terms have become positive because of the squaring operation.
Since the following analysis is only concerned with the noise generated due to the circuit topology itself, the term containing $V_{n,1}^2$ can be removed, yielding an equation for the RMS value of $V_{n,o}$ as a function of only the noise sources in the circuit, producing Equation 18:

$$\text{RMS}(V_{n,o}) = \sqrt{I_{n,R_i}^2 + I_{n,R_i}^2 + I_{n-R_i}^2 + V_{n,amp}^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + \frac{I_{n-R_i}^2 \cdot R_b}{R_f} \left( 1 + \frac{R_i}{R_b} \right)^2 + \frac{I_{n-amp}^2 \cdot R_b}{R_f} \left( 1 + \frac{R_i}{R_b} \right)^2 \frac{1}{R_f}}$$

(18)

Substitution of $I_n(R) = \sqrt{4kT}$ for the noise sources associated with the resistors and simplifying, Equation 18 has the final form of Equation 19:

$$\text{RMS}(V_{n,o}) = \sqrt{4kT \left( R_i \left( 1 + \frac{R_i}{R_f} \right) + R_b \left( 1 + \frac{R_i}{R_b} \right) \right) + \left( V_{n,amp} + I_{n-amp} \cdot R_b \right)^2 \left( 1 + \frac{R_i}{R_f} \right)^2 + \frac{I_{n-amp}^2 \cdot R_b}{R_f} \left( 1 + \frac{R_i}{R_b} \right)^2 \frac{1}{R_f}}$$

(19)

Equation 19 thus represents the RMS noise voltage that will be seen at the output of the amplifier. Notice how the thermal noise term of the resistors has been combined into a single generalized noise term. This calculation completes the noise analysis of the circuit in Figure 4. Before we can move any further, it is necessary to model the DAC being used as a variable resistor to replace variables in Equation 19. Therefore, we will revisit Equation 19 in Section 5.

3 Modeling the DAC as a Variable Impedance

A typical multiplying DAC is constructed with an R-2R ladder and switches that are used to steer current between a noninverting output node, $I_{out+}$, and an inverting output node, $I_{out-}$. Figure 5 shows the structure of a typical R-2R DAC circuit.

![Figure 5. R-2R DAC Ladder Network with Switches](image)

The current out of the noninverting node is defined as Equation 20:

$$I_{out+} = \frac{V_{ref}}{R_{ref}} \cdot \frac{n}{N}$$

(20)

where $R_{ref}$ is the impedance looking into the $V_{ref}$ node. Inherently, by design of the R-2R ladder network, this impedance is always constant regardless of the code word applied to the DAC, assuming both the $I_{out+}$ and $I_{out-}$ nodes are at the same voltage potential. In generalized DAC usage, the $V_{ref}$ node is the DAC reference voltage; when used in a multiplying form, however, it is fed the input signal, $V_{in}$. Thus, for the purposes of this discussion, $V_{in}$ is henceforth synonymous with $V_{ref}$. $N$ is a constant that is 1 greater than the maximum allowed codeword the DAC can accept, and $n$ is the codeword applied to the DAC, ranging as $0 \leq n \leq N - 1$, which can be seen by recognizing Equation 21:

$$n = \sum_{i=0}^{d-1} b_i \cdot 2^i, \quad N = 2^d$$

(21)

and $d$ is the number of binary digits in the code word.
Modeling the DAC as a Variable Impedance

Even though the impedance looking into the $V_{\text{ref}}$ node is constant, the impedance looking into the current output node is not constant, because the current out is a function of the code word applied. The impedance $R_{\text{out}+}$, looking into the $I_{\text{out}+}$ node, can be identified by recognizing that it is equal to the ratio of $V_{\text{ref}} / I_{\text{out}+}$.

Rearranging the terms of Equation 20 generates Equation 22, identifying this impedance in terms of the parameters specific to the DAC.

$$R_{\text{out}+} = \frac{V_{\text{ref}}}{I_{\text{out}+}} = R_{\text{ref}} \frac{N}{n}$$  \hspace{1cm} (22)

It is important to note here that $n < N$ holds true for all values of $n$; this leads to the knowledge of $N / n > 1$ at all times. By inspection of Equation 22, one can see the output impedance will always be greater than the input impedance seen at the DAC $V_{\text{ref}}$ node; that is, $R_{\text{out}+} > R_{\text{ref}}$ is always true. The reason for recognizing this will become evident later on.

Referring to Equation 22, one can see that as the value of $n$ gets smaller, the value of $R_{\text{out}+}$ gets larger until $n = 0$, at which time $R_{\text{out}+}$ approaches infinity. The converse is also true: as the value of $n$ gets larger the value of $R_{\text{out}+}$ gets smaller. Recalling that both $n < N$ and $R_{\text{out}+} > R_{\text{ref}}$ are always true, then as $n$ gets larger, the value of $R_{\text{out}+}$ approaches that of $R_{\text{ref}}$. Since the maximum value of $n$ is $N - 1$, Equation 23 gives the minimum value of $R_{\text{out}+}$, denoted by $R'_{\text{out}+}$:

$$R'_{\text{out}+} = R_{\text{ref}} \frac{N}{N-1}$$  \hspace{1cm} (23)

At this time it is beneficial to generalize the output impedance $R_{\text{out}+}$ (from Equation 22) to a form that depends on the minimum and maximum gain required by the circuit. The generalization is accomplished by introducing two additional terms, $g_{\text{min}}$ and $g_{\text{max}}$. These terms identify the minimum gain and maximum gain of the system, respectively.

Further, the variable $\eta$ will represent a normalized code word to range from $0 \leq \eta \leq 1$, where $\eta = 0$ represents the minimum gain of the system ($g_{\text{min}}$) and $\eta = 1$ represents the maximum gain of the system ($g_{\text{max}}$). This representation merely scales the DAC codeword (possibly with a negative correlation to the original DAC codeword $n$), simplifying some of the equations; more importantly, however, it is considered to be a continuous variable, or effectively a DAC with an infinite number of bits, but still limited to a minimum $R_{\text{out}+}$ of $R'_{\text{out}+}$. Having a continuous variable allows us to set the gain of both topologies to the same value, providing a means to compare them fairly.

Lastly, a subscript of $i$ or $f$ will be used to indicate if $\eta$ is varying the input ($\eta_i$) or feedback ($\eta_f$) impedance.

As indicated above, it is required to set the gains of each system equal to each other for comparison, but doing so does not necessarily mean the gain control variable $\eta$ has the same value for both forms.

From these generalizations, the circuits of Figure 1 and Figure 2 can be drawn as Figure 6 and Figure 7, respectively.

**Figure 6. Inverting Amplifier with Generalized Variable Impedance on Input**

**Figure 7. Inverting Amplifier with Generalized Variable Impedance on Feedback**
Looking at the two topologies shown in Figure 6 and Figure 7, and recognizing Equation 24:

the variable impedances:

\[ R_i(\eta_i) \quad \text{and} \quad R_i(\eta_i) \]

vary as:

\[ R_{\text{ref}} \frac{N}{(N-1)} \leq R_i(\eta_i) \leq \infty \]  \hspace{1cm} (24)

We now note the following observations:

- the gain of Figure 6 varies from 0 to \( R_i / R'_{\text{out}+} \); and
- the gain of Figure 7 varies from \( R'_{\text{out}+} / R_i \) to \( \infty \)

Because one topology is limited by a maximum gain, and the other topology is limited by a minimum gain, a comparison of these systems must be limited to the range of gain overlapped by both topologies. As will be seen in Section 4, as long as \( g_{\text{min}} > 0 \) and \( g_{\text{max}} < \infty \), virtually any gain range (within reason) can be realized for both topologies.

4 Determination of Component Values

At this time, the reader is reminded that we need to determine the RMS noise with respect to the gain of the system. However, the gain of the system depends on the impedance seen at the output of the DAC, which in turn depends on the code word applied to the DAC. It is necessary to determine the inverse; that is, we need to calculate the output impedance of the DAC when a given gain value is requested. The remainder of this section is devoted to developing equations of this nature, one for each of the competing topologies.

To begin with, we will calculate the component values for the topology illustrated in Figure 6. The gain function for this circuit is \( R_f / R_i \). The variable resistor \( R_i \) represents the DAC, and \( R_f \) is simply a fixed value impedance. From the gain function, we recognize that because \( R_f \) does not change, \( R_i \) must be at its minimum when the gain is at its maximum. Our earlier discussion revealed that \( R'_{\text{out}+} \) is the minimum resistance visible looking into the \( I_{\text{out}+} \) node of the DAC. Therefore, since maximum gain is achieved when \( R_i \) is at its minimum value:

\[ R_i = R'_{\text{out}+} \quad \text{when} \quad g_{\text{max}} \]

This conclusion leads to the following realization when gain is at the maximum \( g_{\text{max}} \) for the circuit of Figure 6.

\[ \frac{R_i}{R_i} = \frac{R_f}{R'_{\text{out}+}} \quad \Rightarrow \quad R_i = g_{\text{max}} R'_{\text{out}+} \]

(25)

As explained earlier, the actual impedance of \( R_i \) is going to be a function of the value of \( \eta_i \) as it ranges from 0 to 1. A simple definition of \( R_i \) can be defined as \( R_i = f(\eta_i) R'_{\text{out}+} \). Knowing that \( R_i \geq R'_{\text{out}+} \) implies that \( f(\eta_i) \geq 1 \) must also be true. This definition of \( R_i \), along with the results of Equation 25, allows us to write a gain function, \( g(\eta_i) \), of the variable gain amplifier illustrated in Figure 6 as Equation 26:

\[ g(\eta_i) = \frac{R_i}{R_i} = \frac{g_{\text{max}} R'_{\text{out}+}}{f(\eta_i) R'_{\text{out}+}} = \frac{g_{\text{max}}}{f(\eta_i)} \]

(26)

Recall that gain is maximal when \( \eta_i = 1 \); Equation 26 allows writing the mathematical statement of Equation 27:

\[ g_{\text{max}} = \frac{g_{\text{max}}}{f(1)} \quad \Rightarrow \quad f(1) = \frac{g_{\text{max}}}{g_{\text{max}}} = 1 \]

(27)
Further, again by definition, gain is minimal when $\eta_i = 0$. Equation 26 again provides the result, in Equation 28:

$$g_{\min} = \frac{g_{\max}}{f_i(0)} \Rightarrow f_i(0) = g_{\max} g_{\min}$$  \hspace{1cm} (28)

Assuming $g_{\min} < g_{\max}$ (a reasonable assumption), it can be seen from Equation 28 that $f_i(0) > 1$ as it should be, since the impedance of the DAC can only increase from $R_{\text{out}+}$. A simple mechanism for $f_i(\eta_i)$ can now be defined by weighting the maximum and minimum gain forms found in Equation 27 and Equation 28 as $\eta_i$ ranges from 0 to 1. The result is Equation 29:

$$f_i(\eta_i) = \eta_i f_i(1) + (1 - \eta_i) f_i(0) = \eta_i g_{\max} g_{\max} + (1 - \eta_i) g_{\max} g_{\min} = \eta_i + (1 - \eta_i) g_{\max} g_{\min}$$  \hspace{1cm} (29)

Substituting Equation 29 back into Equation 26 provides the final form of the gain function in terms of $\eta_i$ as Equation 30:

$$g_i(\eta_i) = \frac{g_{\max}}{f_i(\eta_i)} = \frac{g_{\max}}{\eta_i + (1 - \eta_i) g_{\max} g_{\min}} = \frac{g_{\min} g_{\max}}{\eta_i g_{\min} + (1 - \eta_i) g_{\max}}$$  \hspace{1cm} (30)

It can easily be verified that when $\eta_i = 0$, $g_i(0) = g_{\min}$, and when $\eta_i = 1$, $g_i(1) = g_{\max}$. Although the function in Equation 30 is not linear, it does vary monotonically from $g_{\min}$ to $g_{\max}$.

Remembering that the gain function of Figure 6 is $R_i / R_i$ allows Equation 31:

$$R_i = \frac{g_{\max}}{g_{\min}} R_{\text{out}+} \Rightarrow \frac{R_i}{R_i} = \frac{g_{\min} g_{\max}}{\eta_i g_{\min} + (1 - \eta_i) g_{\max}}$$  \hspace{1cm} (31)

Replacing $R_i$ with the representation revealed in Equation 25 and solving for $R_i$ results in Equation 32:

$$R_i = \frac{g_{\max} R_{\text{out}+}}{g_{\min} g_{\max}} = \frac{g_{\min} g_{\max}}{\eta_i g_{\min} + (1 - \eta_i) g_{\max}} R_{\text{out}+}$$  \hspace{1cm} (32)

Having definitions of $R_i$ and $R_i$ represented by Equation 25 and Equation 32, respectively, provides a model of the programmable gain amplifier circuit of Figure 6, in which the components are defined by the minimum impedance looking into the DAC of $R_{\text{out}+}$, the minimum gain of the circuit $g_{\min}$, and the maximum gain of the circuit, $g_{\max}$.

In a similar manner, the values for the topology of Figure 7 are determined. In this case, $R_i$ represents the DAC, implying that $R_i$ is fixed in value. In this configuration, minimum gain is achieved when $R_i$ is also at a minimum value, thereby allowing the definition of Equation 33:

$$R_i = \frac{R_{\text{out}+}}{R_i}$$  \hspace{1cm} (33)

Representing $R_i$ as a function of $\eta_i$, the gain function of the system in Figure 7 can be written as Equation 34:

$$g_i(\eta_i) = \frac{R_i}{R_i} = \frac{R_{\text{out}+} f_i(\eta_i)}{g_{\min}} = g_{\min} f_i(\eta_i)$$  \hspace{1cm} (34)

Since gain is maximal when $\eta_i = 1$, we then find Equation 35:

$$g_{\max} = g_{\min} f_i(1)$$  \hspace{1cm} (35)

Further, gain is minimal when $\eta_i = 0$, providing Equation 36:

$$g_{\min} = g_{\min} f_i(0)$$  \hspace{1cm} (36)

Continuing the assumption that $g_{\min} \leq g_{\max}$, Equation 35 and Equation 36 show also that $f_i(\eta_i) > 1$ for $\eta_i > 0$, which agrees with the requirement of $R_i \geq R_{\text{out}+}$ (Of course, this is only looking into the $f_{\text{in}}$ node of the DAC.) In a similar fashion for generating Equation 29, the following function for $f_i(\eta_i)$ can be achieved with a simple weighting mechanism as shown in Equation 37:

$$f_i(\eta_i) = \eta_i f_i(1) + (1 - \eta_i) f_i(0)$$  \hspace{1cm} (37)
Substituting Equation 37 back into Equation 34 provides the final form of the gain function for the topology of Figure 7 in terms of $\eta_f$, as demonstrated by Equation 38:
\[
g_f(\eta_f) = g_{\text{min}} f(\eta_f) = g_{\text{min}} \left( \eta_f \frac{g_{\text{max}}}{g_{\text{min}}} + \left(1 - \eta_f\right) \right) = \eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}}
\]  

(38)

Validating Equation 38 at the limits of $\eta_f$ shows that when $\eta_f = 0$, $g_f(0) = g_{\text{min}}$, and when $\eta_f = 1$, $g_f(1) = g_{\text{max}}$. Since the gain function of Figure 7 is also $R_i / R_f$, the implication of Equation 39 arises:
\[
\frac{R_f}{R_i} = \eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}}
\]  

(39)

Substituting in for the representation in Equation 33 and solving for $R_i$ results in Equation 40:
\[
\frac{R_i}{R_f} = \frac{R_f}{g_{\text{min}} + \left(1 - \eta_f\right) g_{\text{min}}} \Rightarrow R_i = \frac{\eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}}}{g_{\text{min}}} R_f
\]  

(40)

Equation 25, Equation 32, Equation 33, and Equation 40 provide the necessary information to complete the two competing circuit topologies, except for the bias resistor, $R_b$. The usual choice for $R_b$ is to set its value equal to the parallel combination of $R_i$ and $R_f$. The reason for choosing this value is to provide the same Thevenin impedance for both the inverting and noninverting nodes of the amplifier input stage. Doing so minimizes offset bias because of the finite impedance of the amplifier inputs. Unfortunately, since one of the impedances must change for variable gain to exist, the bias resistor $R_b$ must also change, which would then require a second DAC solely for bias impedance adjustment. This second DAC would create additional costs for what is generally considered an insignificant gain in performance for this type of circuit; therefore, the resistor is chosen as a fixed value for a gain that statistically would be used most prevalently. For the purposes of this discussion, $R_b$ will be set equal to $R_{\text{out}+}$, which is roughly comparable to a midscale gain value.

5 Gain Scaling and Comparison

As mentioned previously, a proper comparison of the two topologies must take place when the gain for each circuit is the same. Otherwise, the delta in gain between the two circuits skews the comparison results.

It would be particularly convenient if the same independent variable could be used for both gain functions such that the same gain for both topologies would be achieved for a given input. To accomplish this, choose one of the independent variables to represent the other, set the two gain functions equal to each other and solve for one of the independent variables in terms of the other, as shown in Equation 41:
\[
\frac{g_{\text{min}} g_{\text{max}}}{\eta_f g_{\text{min}} + \left(1 - \eta_f\right) g_{\text{max}}} = \eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}} \Rightarrow \eta_f = \frac{\eta_f g_{\text{max}}}{\eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}}} \]

(41)

Substitution of Equation 41 back into Equation 32 makes the function for the input impedance $R_i$, when using $\eta_f$ as the independent variable, look like Equation 42:
\[
R_i = \frac{g_{\text{max}}}{\eta_f g_{\text{max}} + \left(1 - \eta_f\right) g_{\text{min}}} R_{\text{out}+}
\]  

(42)

At this point, the gain variable $\eta_f$ is now common to both sets of equations, so the subscript $f$ will be dropped, leaving only $\eta$, so the reader does not continue to associate it with the feedback topology only.

Substituting the results of Equation 25 and Equation 42 into Equation 19 generates Equation 43:
\[
\text{RMS}(V_{n, o1}) = \sqrt{4kT g_{\text{max}} R_{\text{out}+} \left[ \frac{1 + \eta g_{\text{max}}}{g_{\text{min}}} + \frac{\eta g_{\text{max}}}{g_{\text{min}}} \right] + 4kT R_b \left[ \frac{1 + \eta g_{\text{max}}}{g_{\text{min}}} + \frac{\eta g_{\text{max}}}{g_{\text{min}}} \right]^2 + V_{n, \text{amp}}^2 \left[ \frac{1 + \eta g_{\text{max}}}{g_{\text{min}}} + \frac{\eta g_{\text{max}}}{g_{\text{min}}} \right]^2 + \eta_{n, \text{amp}} r_2 \left[ \frac{1 + \eta g_{\text{max}}}{g_{\text{min}}} + \frac{\eta g_{\text{max}}}{g_{\text{min}}} \right]^2}
\]  

(43)
Gain Scaling and Comparison

Equation 43 has its terms broken down to show the contribution due to the variances of the thermal noise from \( R_D \) and \( R_b \), the thermal noise arising from the bias resistor \( R_n \), the input-referred voltage noise \( V_{n,\text{amp}} \), the input-referred, noninverting current noise \( I_{n,\text{amp}} \), and the input-referred, inverting current noise \( I_{n-,\text{amp}} \).

Substituting Equation 33 and Equation 40 into Equation 19 generates Equation 44:

\[
\text{RMS}(V_{n,\text{amp}}) = \sqrt{4kT \left( g_{\text{min}} + \eta g_{\text{max}} - \eta g_{\text{min}} \right) \left( g_{\text{max}} + g_{\text{min}} \right) + 4kT R_b \left( 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2 + V_{n,\text{amp}}^2 \left( 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2 + I_{n,\text{amp}}^2 R_b^2 \left( 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2 + I_{n-,\text{amp}}^2 R_{out}^2 \left( \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2 \over g_{\text{min}}}
\]

(44)

At this point, we can compare Equation 43 and Equation 44 to see how the output noise value varies over gain for both of them. This comparison is rather difficult to do mathematically because the ratio of Equation 43 to Equation 44 does not simplify much further. However, one can compare each individual term (or variance) under the radical to get a feeling of where any change in noise is coming from.

Taking the ratio of the variance term \( V_{n,\text{amp}}^2 \) from Equation 43 with respect to the variance term \( V_{n,\text{amp}}^2 \) from Equation 44 gives Equation 45:

\[
\frac{V_{n,\text{amp}}^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2}{V_{n,\text{amp}}^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2} = 1
\]

(45)

Similarly, the variance terms \( I_{n,\text{amp}}^2 \) show Equation 46:

\[
\frac{I_{n,\text{amp}}^2 R_b^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2}{I_{n,\text{amp}}^2 R_b^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2} = 1
\]

(46)

In the same way, as well, the thermal noise associated with \( R_b \) variance terms yields Equation 47:

\[
\frac{4kT R_b^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2}{4kT R_b^2 \left[ 1 + \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right]^2} = 1
\]

(47)

So far, the news is not too eventful. According to Equation 45, Equation 46, and Equation 47, the noise arising from the input-referred noise sources \( V_{n,\text{amp}} \), \( I_{n,\text{amp}} \), and the thermal noise associated with the bias resistor \( R_b \) are the same in both topologies, regardless of the gain of the circuit. Now compare the inverting input-referred current noise source \( I_{n-,\text{amp}} \) variances to get Equation 48:

\[
\frac{I_{n-,\text{amp}}^2 R_{out}^2 \left( \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2}{g_{\text{min}}^2 g_{\text{max}}^2} = \frac{g_{\text{min}}^2 g_{\text{max}}^2}{\left( \eta g_{\text{max}} + (1 - \eta) g_{\text{min}} \right)^2}
\]

(48)

And the comparison of the thermal source of \( R_D \) and \( R_I \) together indicates the results of Equation 49:

\[
\frac{4kT R_{out}^2 \left( g_{\text{min}} + \eta g_{\text{max}} - \eta g_{\text{min}} \right) \left( 1 + \eta g_{\text{max}} + g_{\text{min}} - \eta g_{\text{min}} \right)}{4kT g_{\text{max}}^2 \left( g_{\text{min}} + \eta g_{\text{max}} - \eta g_{\text{min}} \right)^2} = \frac{g_{\text{min}} g_{\text{max}}}{\eta g_{\text{max}} + (1 - \eta) g_{\text{min}}}
\]

(49)

Note that:

\[
\frac{g_{\text{min}} g_{\text{max}}}{\eta g_{\text{max}} + (1 - \eta) g_{\text{min}}}
\]

is merely a negatively-weighted gain function—that is, gain is at maximum when \( \eta = 0 \) and gain is at minimum when \( \eta = 1 \). Recognizing also that Equation 48 and Equation 49 are terms under the radical, one can say from Equation 48 that putting the DAC on the input causes the noise from the input-referred current noise source \( I_{n,\text{amp}} \) to change proportionately to gain with respect to a circuit where the DAC is placed in the feedback path.
Similarly, Equation 49 indicates the thermal noise from the $R_t$ and $R_i$ impedances when the DAC is on the input changes at the square root of gain when compared to a circuit where the DAC is placed in the feedback path. Since Equation 48 and Equation 49 are negatively-weighted gain functions, the noise ratio increases at lower gains and decreases at higher gains.

For example, using an OP27 for the amplifier, set the bias resistor to be equal to $R_{\text{out}^+}$, $R_{\text{ref}}$ to be 5kΩ, $I_{\text{n,amp}}$ is $1 \times 10^{-12}$ A/√Hz, $V_{\text{n,amp}}$ is $3 \times 10^{-6}$ V/√Hz, and set the gain to range from $g_{\text{min}} = 1$ to $g_{\text{max}} = 100$. Further, recognizing that Equation 43 and Equation 44 are voltage noise density functions, they are multiplied by the square root of the bandwidth of interest, which for this example will be $\sqrt{20\text{kHz}}$. Using these values, Equation 43 and Equation 44 generate the plots shown in Figure 8.

![Figure 8. Noise vs Gain (OP27)](image)

Figure 8 clearly shows how placing the DAC in the feedback path provides less overall noise for the given system. For the current example, this represents around 25dB less noise at low gains.

Notice how in the above example, the two noise levels are the same at maximum gain. In general, this is not forced by the equations. To see this effect, set Equation 43 equal to Equation 44 and solve for $\eta$ to get Equation 50:

$$\eta = \frac{g_{\text{min}}(g_{\text{max}} - 1)}{g_{\text{max}} - g_{\text{min}}}$$

(50)

Figure 8 implies putting the DAC in the feedback path of the amplifier is always the best option for noise. In general this is true but one needs to look at some of the curiosities of Equation 50. For example, setting $\eta = 1$ (maximal gain) and simplifying generates Equation 51 from Equation 50:

$$1 = \frac{g_{\text{min}}(g_{\text{max}} - 1)}{g_{\text{max}} - g_{\text{min}}} \Rightarrow g_{\text{min}} = 1$$

(51)

Therefore, if $g_{\text{min}} = 1$, then the noise of the system will be the same at maximal gain. However, setting $\eta = 0$ and simplifying yields Equation 52:

$$0 = \frac{g_{\text{min}}(g_{\text{max}} - 1)}{g_{\text{max}} - g_{\text{min}}} \Rightarrow g_{\text{max}} = 1$$

(52)

Indicating that $g_{\text{max}} = 1$ (meaning the system is always attenuating) implies that the DAC on the input is a better choice for noise. This is usually not the case since one does not require an amplifier for pure attenuation. However, it is possible the gain range may attenuate at minimal gain and provide a gain greater than one at maximal gain. In this situation, Equation 50 can indicate where the two noise functions cross allowing the designer to determine which is more important, noise at lower gains or at higher gains.
Finally, if $g_{\text{min}} > 1$, Equation 50 shows the result given in Equation 53:

$$
\eta = \frac{g_{\text{min}}(g_{\text{max}} - 1)}{g_{\text{max}} - g_{\text{min}}} \Rightarrow g_{\text{min}} = \frac{\eta g_{\text{max}}}{\eta - 1 + g_{\text{max}}}
$$

$$
\Rightarrow 1 < \frac{\eta g_{\text{max}}}{\eta - 1 + g_{\text{max}}}
$$

$$
\Rightarrow 1 < \eta
$$

(53)

Since, by definition, $0 \leq \eta \leq 1$, Equation 53 implies that if $g_{\text{min}} > 1$, then over the range of gain defined by $g_{\text{min}}$ and $g_{\text{max}}$, the noise is always better using the DAC in the feedback path; that is, the two noise functions cross beyond the maximum defined gain, when $g_{\text{max}} > g_{\text{min}} > 1$ and $0 \leq \eta \leq 1$.

6 Heuristic Reasoning

Equation 48 and Equation 49 show there is a real difference in the amount of noise generated from each of the competing topologies. Further, Equation 51, Equation 52, and Equation 53 indicate the ability to manage which topology has the most noise by adjusting the minimum and maximum gains in the system. In Section 2, the notion of noise energy being constant was briefly discussed, which may have led one to believe the results of this investigation should have indicated no difference as a result of topology. The questions of *Why is there a difference?* and *Does it make sense that there is a difference?* are yet to be answered.

The problem with answering these questions is they are not necessarily just *analytic* issues. We need to see the results not just as equations, but also as making sense in the world in which we live. For example, water running downhill makes sense because we see it all the time; it's just normal. Noise, however, is something we put up with all the time; but managing it is not something we visualize regularly. This section attempts to provide some heuristic justification to the analytic results previously obtained.

To begin with, take a look at a simple noise source and the load (the rest of the circuit) attached to it (see Figure 9).

**Figure 9. Noise Source Connected to Load**

It is easy to see in Figure 9 that the noise current $I_n$ is equal to the sum of the current in the resistor $I_R$ and the current in the load impedance $I_L$. Note that some of the current from the noise source is dissipated within the resistor that defines it. Even though $4kT$ Joules of RMS energy are being injected into the system, only part of it is being dissipated by the load; that is, the rest of the circuit only dissipates part of the noise energy.

Further, from communication theory and Figure 9, one should recognize that maximum noise power will be transferred to the load when $Z_L = R$. As the ratio of $Z_L : R$ deviates from unity, the power transferred will drop off logarithmically towards zero. If $Z_L$ is allowed to approach infinity, then there is no power transferred to the load, but the maximum noise voltage is seen across the load. Even though we are seeing noise voltage across the infinite load, all of the noise power is being dissipated in the resistor. The noise voltage can be calculated as:

$$
I_R R = R \sqrt{\frac{4kT}{R}} = \sqrt{4kTR}
$$

which is the same as if we had used a Thevenin form of the noise source instead of a Norton form.
At this point, we have an answer to the first question: Why is there a difference? Because even though the noise power in a resistor is the same regardless of the resistor value, the amount of noise seen by the system is due to the ratio of the value of the resistor generating the noise and the impedance of the rest of the circuit.

In the circuit of Figure 3, the noise resistor of Figure 9 can be represented by the parallel combination of the feedback and input resistors $R_b$ and $R_i$, respectively. The load impedance is represented by the inverting amplifier input impedance. Since the amplifier input node represents a very high impedance load, infinite in the ideal case, the voltage noise developed across the parallel resistor combination will be amplified accordingly even though no noise power is delivered to the amplifier.

Equation 25 and Equation 33 define the values of the other resistors in the network from the reference input impedance of the DAC. Looking at the actual values used in the example—where gain ranged from 1 to 100—the resistor values were $R_i = R'_{\text{out}}$ for the DAC in the feedback path, and $R_b = 100 \cdot R'_{\text{out}}$ for the DAC being in the input path. Since the impedance of the DAC is always at least $R'_{\text{out}}$, the parallel combination of impedance for the DAC in the feedback path is much lower than when the DAC is in the input path.

Now we can answer the other question: Does it make sense that there is a difference? The answer is yes. It makes sense because the parallel combination of impedances between the two competing topologies is not the same. The topology with the DAC in the feedback path has much lower parallel impedance, making the noise voltage seen at the inverting input of the amplifier much lower as well. Further, one should recognize that where the noise plots intersect is the point where the parallel impedance of both topologies is the same.

7 Additional Comments

- It is noted, for the topology where the DAC is on the input (Figure 6), the gain as a function of DAC code word $n$ is a linear function; thus, gain scales proportionately to the codeword. Conversely, for the topology where the DAC is in the feedback path (Figure 7), the gain is inversely proportional to the DAC code word. This observation provides a nonlinear response to the codeword applied, but the resulting gain function is still monotonic. This effect will need to be taken into account if the gain value is determined by some other linear mechanism. Further, the gain function resolution is worse at high gains. So, a higher resolution DAC may be required to achieve the necessary resolution for the design.

- The noise discussion only considered the thermal noise of the system. It did not consider the 1/f noise that can dominate at low frequencies. The circuit analysis will be the same with the addition of a second set of frequency-dependent noise sources for the amplifier in parallel with the ones defined in the analysis. For the OP27 amplifier used in the example noise calculations here, this corner frequency is at approximately 2.7Hz. Consequently, this form of noise can be considered negligible for frequencies above 30Hz or so. The reader should also keep in mind that the OP27 amplifier is a low-noise amplifier; this assumption may not hold for other amplifiers.

- The noise generated by the use of $R_b$ in the circuit can be eliminated by setting $R_b = 0$. This configuration can have some deleterious effects on the circuit depending on the amplifier used; in general, this approach is not recommended without due diligence given to proper analysis. Another method of minimizing this noise is to place a large decoupling capacitor, $C_{\text{dc}}$ in parallel with $R_b$. This capacitance causes the noise arising from $R_b$ and the input-referred, noninverting current noise to be frequency-dependent and minimizes these noise sources at higher frequencies. It is noted that adding this capacitance will not affect the comparison described in this report, since the noise will behave the same way in both topologies. This principle can be easily understood if one allows:

$$Z_{\text{eq}} = R_b \parallel C_{\text{dc}}$$

Substituting $Z_{\text{eq}}$ for $R_b$ and replicating the above analysis provides similar results.

- Section 6 may have helped us to believe that our analysis is correct, but it also eludes the fact that noise management is accomplished by managing energy as a whole, not simply the voltage or current manifested from this energy. Engineers generally learn early on that maximum power transfer is a good thing; in minimizing noise, though, it is just the opposite, because we want to transfer as little noise power as possible. The discussion of placing a capacitor across the $R_b$ resistor as a means to reduce noise is a direct application of minimizing power transfer as it shorts the source terminals at higher frequencies. Learning to look at components as power sources and visualizing where that power will be transferred are critical to successful noise reduction.
The above discussion has taken the reader through a definition of noise based on the units of noise given in the specifications of most amplifiers. A method for analysis of this noise was also derived. These mechanisms should provide an engineer with the necessary tools to apply noise analysis to more generalized circuitry.

The development of a method to replace an R-2R multiplying DAC with a generalized impedance that allows comparison of multiple topologies was then undertaken. This lengthy procedure is typical of the steps required to make fair comparisons. Whether or not this portion of the discussion provides the reader with useful tools beyond the narrow scope of this paper is not known; however, at the very least, several lessons were imparted for deriving fair comparisons.

8 Conclusion

The results derived in Section 5 clearly show the differences in RMS noise between the two competing topologies. Further, the topology with the DAC in the feedback path is better overall when the minimum gain is at least one. Should the range of gain include the value of one, then the two topologies will have a common SNR point, given by Equation 50, for which gain values above this point indicate the DAC on the input signal path will provide lower noise relative to the other topology. In Section 6, it was shown that the reason for one topology having lower noise with respect to the other is due to the different impedances seen by the inverting amplifier node in each configuration. As always, it is up to the designer of any circuit to determine what is necessary to accomplish the overall performance goal.

9 References


Revision History

Changes from Original (December 2006) to A Revision

<table>
<thead>
<tr>
<th>Change: Changed format to current TI application report template.</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer’s risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.