There has been considerable demand for high-bandwidth isolation amplifiers. The highest bandwidth Burr-Brown ISO amps are the ISO100 and the ISO120/121/122 family with bandwidths of about 50kHz. The ISO120/121 bandwidth can be boosted to more than 100kHz by adding gain in the feedback.

Adding gain in the feedback of the ISO120/121 increases bandwidth and decreases phase margin—see Figure 4. The ISO120 was designed with approximately 70° phase margin in the output stage for maximally flat magnitude response and a f_{3dB} bandwidth of approximately 50kHz. With a gain of 2.4V/V in the feedback as shown in Figure 1, phase margin is decreased to an acceptable 45°. Due to gain peaking, the actual f_{3dB} bandwidth is increased to almost 150kHz. With the addition of an input filter as shown in Figure 2, flat magnitude response with a bandwidth of greater than 100kHz is obtained. Since the added gain is within the ISO120 feedback loop, the overall gain of the isolation amplifier is unchanged (gain = 1).

To verify the phase margin, analyze the step response of the Figure 1 circuit (shown in the Scope Photo 1). The 25% overshoot translates to a damping factor of 0.4 and 45° phase margin.

If the ISO120 is used in the clocked mode, maximum bandwidth is determined by the clock frequency. For 150kHz bandwidth and 45° phase margin with a gain of 2.4V/V in the ISO120 feedback, the clock frequency should be 500kHz. Lower clock frequencies will result in reduced phase margin and possible instability. Higher clock frequencies will result in better phase margin, but clock frequencies above 700kHz are not recommended.
Adding gain in the feedback of the ISO120 can also increase its slew rate and full-power response. So long as the op amp providing gain in the feedback has adequate slew rate, the 2V/μs slew rate of the ISO120 is multiplied by its gain. When using an OPA602 with a gain of 2.4V/V in the feedback, the 30kHz 20Vp-p full-power response of the ISO120 is increased to more than 70kHz. Driving the OPA602 input below about –12V will cause signal inversion and possible circuit lock-up. The 470Ω back-to-back zener network prevents possible lock-up by keeping the op amp input from being driven beyond its linear common-mode input range.

The addition of an input filter to compensate for the gain peaking, as shown in Figure 2, gives a flat magnitude response of more than 100kHz. In addition to the gain of 2.4V/V amplifier in the feedback, a simple 80kHz input filter formed by \( C_1 \) and \( R_3 \) is inserted at the input. The 10kΩ input resistor, \( R_3 \), decreases the ISO120 gain by about 5%. A matching 10kΩ resistor in the feedback, \( R_4 \), restores gain accuracy. The step response for the Figure 2 circuit is shown in the scope photo.

The Gain vs Frequency Plot, Figure 3, compares the response of the Figure 1 and Figure 2 circuits, to the standard ISO120. The top plot is the Figure 1 circuit showing about +3dB magnitude peaking and almost 150kHz \( f_{-3dB} \) bandwidth. The center plot is the Figure 2 circuit with the 80kHz input filter. The magnitude response is flat with an \( f_{-3dB} \) bandwidth greater than 100kHz. The bottom plot shows the standard ISO120 circuit with an \( f_{-3dB} \) bandwidth of about 50kHz.

![Graph](image-url)

**FIGURE 3. Gain vs Frequency Plot.**

Gain vs Frequency plot comparing: 1) Figure 1 circuit showing almost 150kHz \( f_{-3dB} \) bandwidth with +3dB gain peaking, 2) Figure 2 circuit showing flat magnitude response and more than 100kHz \( f_{-3dB} \) bandwidth, and 3) standard ISO120 showing 50kHz \( f_{-3dB} \) bandwidth.
The output demodulator section of the ISO120/121/122 consists of the integrator loop shown. This technique can not be applied to the ISO122 because the feedback connection is not available externally. Stability is determined by the phase margin at the open-loop response unity gain point, \( f_{UG} \).

The unity-gain frequency is:

\[
f_{UG} = 6.28 \times \text{gain}_{EXT} = 33\text{kHz} \times \text{gain}_{EXT}
\]

The phase margin is approximated by:

\[
180^\circ - 90^\circ - \tan^{-1}\left(\frac{f_{UG}}{275\text{kHz}}\right) - \frac{1\mu\text{s} \times f_{UG} \times 360^\circ}{\text{sample/hold delay}^*}
\]

*The sample/hold delay is \( 1/(2 \times \text{freq \_CLK}) \). For a 500kHz clock frequency, the delay is 1\(\mu\)s. The free-running clock frequency is approximately 500kHz.

For \( \text{gain}_{EXT} = 1 \):
- \( f_{UG} = 33\text{kHz} \), Phase Margin = 70\(^\circ\), and
- \( f_{-3\text{dB}} = 50\text{kHz} \)

For \( \text{gain}_{EXT} = 2.4 \):
- \( f_{UG} = 80\text{kHz} \), Phase Margin = 45\(^\circ\), and
- \( f_{-3\text{dB}} = 150\text{kHz} \) with +3dB gain peaking at 80kHz.

FIGURE 4. Analysis of ISO120/121 Demodulator Section.
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated