Multiplication of analog signals has long been one of the most important nonlinear functions of analog circuit technology. Many signal sources, however, such as CCD sensors, pin diodes, or antennas, deliver weak, oscillating, and simultaneously wide-band signals. But now a new multiplication method is available. Used as a wide-bandwidth Automatic Gain Control (AGC) application circuit, the integrated circuit OPA660 varies its own gain to change the signal amplitude and keep the output signal constant over a wide input voltage range. The OPA660 thus makes it possible to control and amplify signals with no additional multiplier. Important parameters include the differential gain (DG), the thermally induced pulse distortion, and the signal-to-noise ratio (S/N).

An analog multiplier delivers an output signal (voltage or current) that is proportional to the product of two or more inputs. The application circuit presented here is concerned primarily with two inputs. In the simplest case, each of the two inputs can function with both polarities. In this case, the input voltage swing covers all four quadrants; that is, there are four polarity combinations. In contrast to a four quadrant multiplier, a two quadrant multiplier allows only one input to be connected to a signal of any polarity. The second input can only process unipolar signals.

Multipliers are nonlinear and thus can not be implemented as simply and exactly as linear components. In developing the circuit, various design methods were used depending upon the accuracy, bandwidth, and justifiable complexity. Multipliers do have several disadvantages, including linearity errors, temperature dependence, less than ideal crosstalk, and limited bandwidth, but the multiplication function presented here functions directly and has variable transconductance, enabling it to achieve the largest possible bandwidth.

**AGC WITH THE DIAMOND TRANSISTOR**

The voltage-controlled current source of the OPA660 from Burr-Brown has acquired various nicknames according to its applications:

- Operational Transconductance Amplifier (OTA)
- Current Conveyor
- Diamond Transistor
- Ideal Transistor
- Macrotransistor

Applications for the OPA660 are usually amplifier circuits. But although the OPA660's connection pin, \( I_{Q} \), adjusts functions primarily as a power supply switch or quiescent current programmer, it can also be used for multiplicative applications.

Figure 1 illustrates the dependance of the transconductance \( (g_m = d(I_{OUT})/d(V_{IN})) \) upon the resistance, \( R_{QC} \). The following equation can be derived from the idealized OPA660 model circuits shown in Figure 2.

\[
I_{QC} = \frac{V_T}{R_{QC}} \ln(n)
\]

When the temperature voltage \( (V_T) \) is 25.86mV, the quiescent current resistance \( (R_{QC}) \) is 250Ω, and the scale factor \( (n) \) of the transistor \( R_{122} \) is 10, the cross current \( I_{QC} \) can be calculated as follows:

\[
I_{QC} = \frac{25.86mV}{250Ω} \ln(10) = 238μA
\]

The quiescent current of the subsequent transistor stages can be calculated with a scale factor \( (a) \) of 7.3 for transistors 31, 32, 81, and 82 to

\[
I_{QC}' = a \cdot I_{QC} = 7.3 \cdot 238μA = 1.74mA
\]
Now it is easy to determine the transconductance using the following equation:

$$\text{gm} = \frac{I_{Qc}}{V_T} = \frac{a \cdot \ln(n)}{R_{QC}} = 67 \text{mA/V}$$

The circuit diagram of the actual multiplier circuit as illustrated in Figure 3 makes it easier to determine the multiplication constant, M. The signal current at Pin 8 produces the following output voltage at the resistor $R_{OUT}$:

$$V_{OUT} = i \cdot R_{OUT} = V_{IN} \cdot \text{gm} \cdot R_{OUT} = V_{IN} \cdot \frac{M}{R_{QC}}$$

When the resistor ($R_{OUT}$) has 2.08kΩ and the input voltage is ±10mV, the output voltage reaches the following value:

$$V_{OUT} = \frac{a \cdot \ln(n) \cdot R_{OUT}}{R_{QC}} = \pm 10 \text{mV} \cdot \frac{7.3 \cdot \ln(10) \cdot 2.08 \text{kΩ}}{250 \text{Ω}} = \pm 1.4 \text{V}$$

The multiplication constant M can be derived directly from the equation as follows:

$$M = a \cdot \ln(n) \cdot R_{OUT} = 7.3 \cdot \ln(10) \cdot 2.08 \text{kΩ} = 35 \text{kΩ}$$

The gain G can be calculated using the equation:

$$G = \frac{d(V_{OUT})}{d(V_{IN})} = \frac{M}{R_{QC}} = \frac{35 \text{kΩ}}{250 \text{Ω}} = 140$$

**DETERMINING THE DIFFERENTIAL GAIN (DG)**

Figure 4 shows the circuit part important for the multiplication. When $V_{IN} = 0$, $i = 0$, and $I_1 = I_2 = I_{QC}'$, $i$ increases with rising $V_{IN}$, resulting in variation of the currents $I_1$ and $I_2$. The increase in both currents also changes the transconductance $gm$, since it is dependent upon the modulation. This change results in turn in signal distortion. The following equations derive the relation between the signal amplitude and distortion.

$$i = I_1 - I_2 = I_{QC}' \left[ \exp \left( \frac{\Delta V}{V_T} \right) - \exp \left( -\frac{\Delta V}{V_T} \right) \right]$$

$$\phi = \Delta V = V_{IN} - R_{gm} \cdot i = \frac{V_{IN} + 2 I_{QC}' \cdot R_{gm} \cdot \sinh(\phi)}{2 V_T}$$

$$d(V_{IN}) = -2 V_T \cdot 2 I_{QC}' \cdot R_{gm} \cdot \sinh(\phi)$$

$$d(i) = -2 I_{QC}' \cdot \cosh(\phi)$$

$$\cosh(\phi) = \sqrt{\sinh^2(\phi) + 1} = \sqrt{\left(\frac{i}{I_{QC}' \cdot \cosh(\phi)}\right)^2 + 1}$$

$$\text{gm} = \frac{d(i)}{d(V_{IN})} = \frac{d(i)/d(\phi)}{d(V_{IN})/d(\phi)} = \frac{1}{R_{gm} - \frac{V_T}{I_{QC}' \cdot \cosh(\phi)}}$$

$$\frac{1}{R_{gm} + \frac{V_T}{I_{QC}' \left(\frac{i}{I_{QC}'}\right)^2 + 1}}$$
The following applies for low modulation:

\[
i_{MAX} = \frac{V_{IN\text{MAX}}}{R_{gm} + V_T/I_{QC'}}
\]

In the extreme case in which \( R_{gm} = 0 \), the following results:

or for low modulation:

\[
DG = \frac{R_{gm} + V_T/I_{QC'}}{V_T/I_{QC'}} + \frac{1}{2 (R_{gm} + V_T/I_{QC'})^2 + 1}
\]

\[
a \cdot \ln(n) \frac{R_{gm}}{R_{QC} + 1} - 1
\]

\[
a \ln(n) \frac{R_{gm}/R_{QC}}{2 (a \cdot \ln(n) \frac{R_{gm}}{(R_{QC} + 1)})^2 + 1}
\]

\[
DG_0 = \sqrt{\left(\frac{i_{MAX}/I_{QC'}}{2 V_T}\right)^2 + 1 - 1}
\]

\[
DG_0 = \sqrt{\left(\frac{V_{IN\text{MAX}}}{2 V_T}\right)^2 + 1 - 1}
\]

Figures 5 through 8 show an analysis of the equation \( DG = f(V_{IN}; R_{gm}; R_{QC}) \), which determines the differential gain error dependent upon the input voltage. The figures include the open-loop gain resistance (\( R_{gm} \)) and quiescent current resistance (\( R_{QC} \)).

As is evident, \( R_{gm} \) produces transfer linearization, but it also reduces the gain, \( G_{Rgm} \).

\[
G_{Rgm} = \frac{d(V_{OUT})}{d(V_{IN})} = \frac{R_{OUT}}{R_{gm} + V_T/I_{QC'}}
\]

As will be shown later, the gain reduction results in a poorer signal-to-noise ratio (S/N). Designers can determine the best performance compromise for \( DG \) and S/N by choosing appropriate values for \( V_{IN\text{MAX}} \) and \( R_{gm} \). However, the larger the control range —that is, the greater the variation of \( R_{QC} \) —the poorer the quality of the compromise that can be attained.
When \( R_{gm} \) is inserted, the relation between the gain, \( G_{Rgm} \), and the control value, \( 1/R_{QC} \), becomes disproportionate.

**AUTOMATIC GAIN CONTROL (AGC)**

Circuit tolerances and insufficient temperature compensation result in undefined gains \( (G_{Rgm} = f(R_{QC})) \) of about ±25%. If \( R_{QC} \) is implemented by a FET, this undefined gain range increases even more. These problems can be avoided by using an AGC circuit as shown in Figure 9.

In the detailed circuit in Figure 10, the ±0.7V input signal \( (V_{IN}) \), which is assumed for now as a constant, is divided by the input divider \( (4k\Omega/56\Omega) \) to about ±10mV. The 4k\Ω resistor in front of the circuit can, of course, be removed if the input amplitude is only in the mV range, as is the case in fiber optic transmission receivers. The amplifier (OPA621) placed after the circuit converts the output current \( i \) of the multiplier (OPA660) into voltage. The peak detector and comparator compare the ±1.4V output signal \( (V_{OUT}) \) with the given reference value +1.4V and connect the control voltage to the FET. This control ensures that the peak value of \( V_{OUT} \) is identical to the adjustable reference DC voltage and is unaffected by circuit tolerances. It is also possible to control the output voltage against the black level or synchronization level by acquiring the output voltage for comparison only during the horizontal sync time. While the luminance signal changes over time, the sync level is always transmitted with constant amplitude. Such regulation enables the video signal to be transmitted at a constant amplitude despite changes in the luminance signal.

**FIGURE 5. Differential Gain Error \( (R_{QC} = 250\Omega) \).**

**FIGURE 6. Differential Gain Error \( (R_{QC} = 500\Omega) \).**

**FIGURE 7. Differential Gain Error \( (R_{QC} = 1k\Omega) \).**

**FIGURE 8. Differential Gain Error \( (R_{QC} = 2k\Omega) \).**

**FIGURE 9. AGC Circuit (Schematic).**
Variations in the input signal amplitude cause the control system to produce constant output signal amplitudes corresponding to the reference value. Simultaneous changes in \( V_{\text{IN}} \) and the reference value are also possible.

**DETERMINING THE MAXIMUM DIFFERENTIAL GAIN (\( \Delta G_{\text{MAX}} \)) OF AGC AMPLIFIERS**

The input voltage of AGC amplifiers varies from \( V_{\text{INMIN}} \) to \( V_{\text{INMAX}} \). To maintain a constant output voltage \( (V_{\text{OUT}}) \) over this range, the control voltage from the peak level control varies the resistance \( R_{QC} \) correspondingly from \( R_{QCMIN} \) to \( R_{QCMAX} \). The largest signal distortions measured as

---

**FIGURE 10. AGC Amplifier for Various Signals.**

**FIGURE 11. Peak Level.**

**FIGURE 12. Clamp Circuit for TV Signals.**
differential gain \((DG_{\text{MAX}})\) happen at \(V_{\text{INMAX}}\) or \(R_{\text{QCMAX}}\), thus during operation of the OPA660 with the smallest quiescent current \(I_Q\). For the control range \(q\) of the AGC amplifier, the following conditions apply:

\[
q = \frac{V_{\text{INMAX}}}{V_{\text{INMIN}}}
\]

\[
R_{\text{QCMAX}} = q \cdot R_{\text{QCMIN}} + a \cdot \ln(n) \cdot R_{\text{gm}} \cdot (q - 1)
\]

\[
B = a \cdot \ln(n) \cdot \frac{R_{\text{gm}}}{R_{\text{QCMAX}}}
\]

From these equations, it is possible to derive the maximum distortion, \(DG_{\text{MAX}}\), as a function of \(B\) and the maximum input voltage.

\[
DG_{\text{MAX}} = \frac{B + 1}{B + \frac{1}{\sqrt{\left(\frac{V_{\text{INMAX}}}{V_T}\right)^2 + 1}}}
\]

It should be kept in mind, however, that this equation is based upon the simplified model shown in Figure 2 and sometimes deviates from measurements and simulation results. The measurements, for example, also include distortion from the subsequent amplifier OPA621. Figures 13 to 15 give an overview of the achievable distortion. For maximum input voltages \((V_{\text{INMAX}})\) from ±10mV to ±20mV and open-loop resistances from 0Ω to 50Ω, the differential gain shown in simulations is a function of the ratio \(V_{\text{INMAX}}/V_{\text{INMIN}}\) and equals 9. Figure 16 presents measured achievable distortions in the AGC structure, as already shown in Figure 10.

**THERMALLY INDUCED DISTORTION**

As shown in Figure 2, the power consumption of transistors 31, 32, 81, and 82 varies according to the signal curve. This variation leads to temperature oscillation and finally to change in the transconductance \(g_m\).

At first glance, it looks as if the pulse distortion is caused by RC parts. The visible thermal time constant, however, is in the microsecond range and is negatively affected by unequal temperature distribution on the chip.

As Figure 17 shows, \(R_{\text{gm}}\) can reduce this thermally induced pulse distortion.
In contrast, periodic RF signals less than 1MHz are barely affected by the pulse distortion. The temperature change can no longer follow the signal change, resulting in more balanced temperature distribution on the chip.

**DEMO BOARD**

All available measurements were conducted using the completely dimensioned circuit shown in Figure 19. The demo board designed for this application contains four circuit blocks. As a differential amplifier with current output, the OPA660 allows users to control the transconductance by varying the total quiescent current. Functioning mainly as a multiplier, it also enables a shift in DC position of the output voltage by varying the noninverting OPA660 input. The OPA621 functions as a current-to-voltage converter and amplifies the signal. The switch, S1, in the shift block lets the user choose between manual, and automatic offset compensation, and clamped DC restoration. At active LOW, the clamp pulse triggers the OTA module CA3080, checks the output voltage (V_{OUT}) against the reference value for the black level voltage, and stores the correction voltage up to the next clamp pulse (H_k) in the capacitor C_{HOLD}. The fourth block is the already mentioned peak level control circuit. The discrete differential amplifier checks the peak value of the output voltage (V_{OUT}) against the reference voltage set by P_{REF}. The transistor 2N5460 changes the quiescent current according to the difference, thus varying the transconductance g_m.

For applications requiring frequencies of more than 80MHz and a controlled output voltage (V_{OUT}) of more than ±1V, we recommend two-stage gain using two OPA621s. With the amplifiers OPA622 and OPA623, it will be possible to increase the bandwidth even more.
FIGURE 19. Circuit Diagram of the AGC Amplifier Demo Board.
FIGURE 20. Layout of the AGC Amplifier Circuit Board — Back.

<table>
<thead>
<tr>
<th>NO.</th>
<th>DESIGNATION</th>
<th>PART NAME/VALUE</th>
<th>NUMBER OF PARTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>IC₁</td>
<td>OPA621KP</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>IC₂</td>
<td>CA3080</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>IC₃</td>
<td>OPA660AP</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>T₁, T₂</td>
<td>BC5577</td>
<td>2</td>
</tr>
<tr>
<td>5</td>
<td>T₃</td>
<td>2N5460</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>T₄</td>
<td>2N3904</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>D₁, D₂</td>
<td>2N2811</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>D₃</td>
<td>IN4148</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>R₁, R₂, R₃</td>
<td>56Ω</td>
<td>3</td>
</tr>
<tr>
<td>10</td>
<td>R₄</td>
<td>2kΩ</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>R₅</td>
<td>51Ω</td>
<td>1</td>
</tr>
<tr>
<td>12</td>
<td>R₆, R₇, R₈</td>
<td>100Ω</td>
<td>3</td>
</tr>
<tr>
<td>13</td>
<td>R₉</td>
<td>22kΩ</td>
<td>1</td>
</tr>
<tr>
<td>14</td>
<td>R₁₀</td>
<td>22kΩ</td>
<td>1</td>
</tr>
<tr>
<td>15</td>
<td>R₁₁, R₁₂</td>
<td>10kΩ</td>
<td>2</td>
</tr>
<tr>
<td>16</td>
<td>R₁₃, R₁₄</td>
<td>1kΩ</td>
<td>2</td>
</tr>
<tr>
<td>17</td>
<td>R₁₅</td>
<td>560kΩ</td>
<td>1</td>
</tr>
<tr>
<td>18</td>
<td>R₁₆</td>
<td>47kΩ</td>
<td>1</td>
</tr>
<tr>
<td>19</td>
<td>R₁₇</td>
<td>1Ω</td>
<td>1</td>
</tr>
<tr>
<td>20</td>
<td>R₁₈</td>
<td>2.2MΩ</td>
<td>2</td>
</tr>
<tr>
<td>21</td>
<td>R₁₉</td>
<td>100kΩ</td>
<td>1</td>
</tr>
<tr>
<td>22</td>
<td>R₁₀</td>
<td>330Ω</td>
<td>1</td>
</tr>
<tr>
<td>23</td>
<td>R₁₄</td>
<td>2.7kΩ</td>
<td>1</td>
</tr>
<tr>
<td>24</td>
<td>R₁₅</td>
<td>1MΩ</td>
<td>1</td>
</tr>
<tr>
<td>25</td>
<td>Capacitor</td>
<td>2.2µF</td>
<td>6</td>
</tr>
<tr>
<td>26</td>
<td>Capacitor</td>
<td>10nF</td>
<td>6</td>
</tr>
<tr>
<td>27</td>
<td>Capacitor</td>
<td>220µF</td>
<td>2</td>
</tr>
<tr>
<td>28</td>
<td>C₁, C₂</td>
<td>Capacitor 0.47µF</td>
<td>2</td>
</tr>
<tr>
<td>29</td>
<td>C₃</td>
<td>Capacitor 470µF</td>
<td>1</td>
</tr>
<tr>
<td>30</td>
<td>C₄</td>
<td>Capacitor 0.1µF</td>
<td>1</td>
</tr>
<tr>
<td>31</td>
<td>C₅</td>
<td>Capacitor 1µF</td>
<td>1</td>
</tr>
<tr>
<td>32</td>
<td>P_REF POT</td>
<td>1kΩ</td>
<td>1</td>
</tr>
<tr>
<td>33</td>
<td>P_OFFSET POT</td>
<td>10kΩ</td>
<td>1</td>
</tr>
<tr>
<td>34</td>
<td>V₁, V₂, H₂</td>
<td>SMA</td>
<td>3</td>
</tr>
<tr>
<td>35</td>
<td>POS, GND, NEG Mini-Banana</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated