Measuring Board Parasitics in High-Speed Analog Design

Rea Schmid

ABSTRACT

Successful circuit designs using high-speed amplifiers can depend upon understanding and identifying parasitic printed circuit board (PCB) components. Simulating a design while including PCB parasitics can protect against unpleasant production surprises. This application report discusses an easy method for measuring parasitic components in a prototype or final PCB design by using a standard oscilloscope and low frequency waveform generator to collect valuable information for SPICE simulation.

Contents

1 High Speed Circuit Design .................................................. 2
2 Determining the Source of the Capacitance ................................. 3
3 Capacitive and Inductive Measurement Techniques ........................ 4
4 Measurement Notes and Aids .................................................. 8

List of Figures

Figure 1. Example Circuit for 900MHz Frequency Amplifier, Gain 2 Stage ................. 2
Figure 2. Example Circuit for 900MHz Frequency Amplifier, Gain 2 Stage, with Parasitic Inverting Node Capacitance ........................................... 2
Figure 3. Time-Domain Plot for Current Feedback Amplifier ......................... 3
Figure 4. Capacitance Test Measurement Circuit Using an HP8116A Function Generator .... 4
Figure 5. Computing $V_2$ for a Triangle Wave $V_1$ .................................. 4
Figure 6. Oscilloscope Graph Showing 2V Ramp and Output Square Wave .............. 5
Figure 7. Measuring a Parasitic Trace Inductance .................................... 6
Figure 8. Stimulus and Response Waveforms for Parasitic Inductance Test .............. 6
Figure 9. Scope Preamp for Capacitance Measurement .............................. 8
Figure 10. Scope Preamp for Inductance Measurement ............................... 8

All trademarks are the property of their respective owners.
1 High Speed Circuit Design

IC vendors and manufacturers frequently publish recommendations for proper PCB layout of a given IC device so that a circuit design will be more likely to enable the device to achieve its specified performance. As a circuit design is tweaked for a particular application, trouble can often appear in the form of parasitic board components. For example, the circuit shown in Figure 1 uses a 900MHz, gain of 2 amplifier; any amplifier with > 200MHz bandwidth will be very sensitive to PCB parasitics.

![Figure 1. Example Circuit for 900MHz Frequency Amplifier, Gain 2 Stage](image)

At first inspection, this amplifier design appears to be relatively sound. However, this circuit has multiple issues, not only in the layout of the PCB but also in the selected components' actual high frequency model. It is generally not difficult to obtain high frequency models for the component values; these models are available from the manufacturer’s data sheets. They can also be measured using an impedance function found in some network analyzers. Figure 2 shows just the amplifier and the parasitic capacitance added from the printed circuit trace connecting to the inverting input of the amplifier. This slight capacitance, $C_M$, can have a significant effect on the amplifier’s performance. The task here will be to measure the PCB trace capacitance and/or inductances that come with a high-speed layout that can affect performance.

![Figure 2. Example Circuit for 900MHz, Gain = 2, Video Line Driver, with Parasitic Inverting Node Capacitance](image)
It can be very difficult to extract the correct parasitic components at high frequency from a PCB. This iterative process can involve many hours of careful measurements. High-speed amplifiers are considerably more sensitive to the parasitic capacitance found at the I/O pins. Excess capacitance at the inverting node of a current feedback amplifier, for instance, results in the ringing of the amplifier output. This effect can be seen in the time-domain plot of Figure 3, where three different layout parasitic $C_M$ values are assumed in the simulation of Figure 2.

Figure 3. Time-Domain Plot for Current Feedback Amplifier

2 Determining the Source of the Capacitance

Regardless of whether or not one is an experienced engineer, it is easy to overlook these parasitics for high-speed current feedback op amps (CFA) or voltage feedback op amps (VFA). Adding parasitic capacitance in parallel with the low resistor values ($R_g$) will produce undesirable results. When capacitance is in parallel to the $R_f$ (feedback resistor), then one questions why the full bandwidth was not obtained. How then does the engineer or designer determine parasitic capacitance and its influence on the final board design? By measuring the capacitance and including this data in the simulation circuits.

As a typical example, Figure 2 is an OPA695 high-bandwidth amplifier, at a gain of 2, which uses a feedback resistor ($R_f$) of 511Ω and gain setting resistor ($R_g$) of less than or equal to 511Ω. Adding a few pF in the wrong place (as shown in Fig. 2) will generate widely variant results when one is trying to obtain fast settling for an A/D, D/A or video line driver application.

The initial circuit analysis most likely did not account for any parasitic capacitance due to the board layout. These values frequently change from the prototype layout to the eventual final design. By using some simple circuit theory, one can develop a straightforward measurement system to determine this capacitance or inductance.
3 Capacitive and Inductive Measurement Techniques

A very easy way to measure layout capacitance and inductance is to use large signal triangle waves as a test waveform. The first step in this process is to isolate the parasitic capacitance, as shown in Figure 4. From this simple circuit, one can define an extraction technique for the unknown parasitic in the circuit, $C_M$.

\[
\begin{align*}
\text{Figure 4. Capacitance Test Measurement Circuit} \\
\text{Using an HP8116A Function Generator}
\end{align*}
\]

In this example, an HP8116A function generator ($V_{\text{gen}}$) is connected as shown in Figure 4. The center conductor of two coaxial cables is soldered to the PCB trace and sense line into Channel Two to ground (or other planes/traces of interest). The shields are tied together as shown in Figure 4. The two measurement cables are connected to Channel One and Two of the oscilloscope, set to show an input $50\Omega$ termination ($R_{\text{scope1}}$, $R_{\text{scope2}}$).

\[
\begin{align*}
\text{Figure 5. Computing } V_2 \text{ for Triangle Wave } V_1
\end{align*}
\]

Looking at the analysis circuit of Figure 5, and recognizing that $V_1$ is a triangle wave, we can easily compute the current through the unknown capacitance as simply:

\[
i = C \frac{dV}{dt}
\]

(1)
The total \( \frac{dV}{dT} \) for the triangle wave is twice the slope on each one half-cycle if peak-to-peak values are used for analysis. For a triangle wave of total period \( T \), the \( \frac{dV}{dT} \) is easily derived as:

\[
\frac{dV}{dT} = \frac{2 \cdot V_{1pp}}{T} = V_{1pp} \cdot F \cdot 4
\]  

(2)

Since it is only the current due to this \( \frac{dV}{dT} \) at \( V_1 \) that gets through the unknown parasitic capacitance to the termination resistor (the other 50\( \Omega \) scope input), the measured voltage at this second scope input will be

\[
V_{2pp} = (50\Omega) C \frac{dV}{dT} = (50\Omega) C \cdot V_{1pp} \cdot F \cdot 4
\]  

(3)

This can be solved to give an expression for the unknown \( C \) as an equation based on the ratio of the peak-to-peak voltages at measurement points \( V_1 \) and \( V_2 \).

\[
C_M = \frac{V_{2pp}}{V_{1pp}} \cdot \frac{1}{4(50\Omega)F}
\]  

(4)

For example, using a 2Vpp triangle wave at 10MHz to measure the parasitic capacitor on the inverting node of a manufacturer–supplied demo board showed the waveforms of Figure 6.

**Figure 6. Oscilloscope Graph Showing 2V Ramp and Output Square Wave**

Plugging this data into Equation 4 gives:

\[
C_M = \frac{5.8mV}{1.9V} \cdot \frac{1}{4(50\Omega)F}
\]  

(5)

or \( C_M = 1.5pF \)  

(6) (with \( F = 10MHz \))
A similar technique may be used to estimate the trace inductance where we must now generate a $\frac{dl}{dT}$ times an unknown $L$ to produce a voltage. Figure 7 shows the measurement circuit used. Here, the source drives a triangle wave current into what looks very much like a dead short, while the scope input is set up to measure the small voltage produced by the two voltage components. In this case, there will be both an $IR$ component due the small trace resistance ($R_M$) and an $L\frac{dl}{dT}$ term due to the trace inductance ($L_M$).

![Figure 7. Measuring a Parasitic Trace Inductance](image)

Figure 8 shows the resulting waveform that will be seen at $V_1$. The large step in voltage ($V_{Lpp}$) may be attributed to the shift from a positive $\frac{dl}{dT}$ to a negative $\frac{dl}{dT}$ at the triangle peaks. The small ramp will be due to the resistance element over each half-cycle of ramping current into the trace under test. The current into the trace can be estimated very nearly as simply the source voltage ($V_S$) divided by its $50 \Omega$ output impedance. The $50 \Omega$ measurement path into the scope does not enter into the equations because it is essentially shunted by a much lower impedance. It is critical here to use the correct value for the stimulus $V_{Spp}$. For instance, programming the HP8116 to a produce a 5Vpp output is actually producing a 10Vpp stimulus for the purposes of Figure 8.

![Figure 8. Stimulus and Response Waveforms for Parasitic Inductance Test](image)
Each triangle half-cycle produces a

\[ \frac{V_{S_{pp}}}{R} = I_{test} \]  \hspace{1cm} (7)

ramp into the trace under test. Over a half-cycle, this \( \frac{dl}{dT} \) will be \( V_{S_{pp}}/(R \cdot T/2) \). At each peak in the stimulus triangle wave, the slope changes polarity, giving us double the \( \frac{dl}{dT} \) to produce the \( V_{L_{pp}} \) step in Figure 8. That step is then given by:

\[ V_{L_{pp}} = \frac{L_m \cdot 2 \cdot V_{S_{pp}}}{R \cdot T/2} = \frac{L_m \cdot 4 \cdot V_{S_{pp}}}{R \cdot T} = \frac{L_m \cdot 4 \cdot F \cdot V_{S_{pp}}}{R} \]  \hspace{1cm} (8)

Solving for \( L_m \),

\[ L_m = \frac{V_{I_{pp}} \cdot R}{4 \cdot V_{S_{pp}} \cdot F} \]  \hspace{1cm} (9)

The total change in current over one half-cycle will produce the resistive part of the response waveform in Figure 8.

\[ V_{R_{pp}} = \frac{V_{S_{pp}}}{R} \cdot R_m \]  \hspace{1cm} (10)

Solving for \( R_m \),

\[ R_m = R \cdot \frac{V_{R_{pp}}}{V_{S_{pp}}} \]  \hspace{1cm} (11)
4 Measurement Notes and Aids

To keep the cable capacitances from interacting with this measurement technique, relatively low frequencies (<10MHz, and preferably < 2MHz) but high amplitudes are used. The resulting measured voltages, however, can be quite small. Using a very high gain bandwidth, low noise, high DC precision scope preamp can improve measurement accuracy when very low capacitances or inductances are being measured. Figures 9 and 10 show an excellent choice for this scope preamp, where they differ only in how DC bias current cancellation is achieved given the different source impedances of the capacitive or inductive tests. The 50Ω resistor shown in Figure 5 as $R_{scope2}$ and $R$ in Figure 7 becomes the input termination 50Ω in Figures 9 and 10.

The OPA847, used in this example preamp, provides 3.9GHz gain bandwidth product with $< 0.9nV\sqrt{Hz}$ input noise voltage and exceptional DC accuracy. At the very high gains shown in Figures 9 and 10 (201V/V for the amplifier), the bandwidth will be reduced to approximately 18MHz. With stimulus triangle waves of $< 2MHz$ frequency, this should be adequate to pass enough harmonics of the response to measure the desired voltage steps. To limit noise on the scope waveform, using its 20MHz bandwidth option is also recommended. The preamp of Figure 9 would be inserted at $V_2$ in Figure 5, while the preamp of Figure 10 would be inserted at $V_1$ in Figure 7.

![Figure 9. Scope Preamp for Capacitance Measurement](image1)

![Figure 10. Scope Preamp for Inductance Measurement](image2)
References

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
<td></td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
<td></td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
<td><a href="http://www.ti.com/broadband">www.ti.com/broadband</a></td>
<td></td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
<td><a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a></td>
<td></td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
<td><a href="http://www.ti.com/military">www.ti.com/military</a></td>
<td></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
<td><a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a></td>
<td></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
<td><a href="http://www.ti.com/telephony">www.ti.com/telephony</a></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
<td><a href="http://www.ti.com/wireless">www.ti.com/wireless</a></td>
<td></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated