ABSTRACT
Designing an analog front-end (AFE) for a power-line modem can be very challenging. Using the AFE031 simplifies this task and allows the designer to focus on the critical elements of the design, such as the line coupling interface, circuit protection, and printed circuit board (PCB) thermal design. This report uses the AFE031 to demonstrate an effective method of designing and testing an AFE for a power-line communications modem.

Contents
1 Introduction ................................................................................................................. 3
2 Interfacing the AFE031 to the Microcontroller .......................................................... 4
  2.1 Serial Interface ................................................................................................. 4
  2.2 Transmitter (TX) ............................................................................................. 5
  2.3 Receiver (RX) .................................................................................................. 7
  2.4 Passive Bandpass Filter .................................................................................... 10
  2.5 Zero Crossing Block ......................................................................................... 12
  2.6 Two-Wire Support Circuitry (ETx and ERx Blocks) ........................................... 13
3 Interfacing the AFE031 to the AC Mains ................................................................. 14
  3.1 Low-Voltage Capacitor .................................................................................... 14
  3.2 High-Voltage Capacitor ................................................................................... 15
  3.3 Inductor ........................................................................................................... 15
  3.4 Line Coupling Transformer ............................................................................. 15
4 Protecting the AFE031 from Line Transients .......................................................... 17
  4.1 Metal Oxide Varistors ...................................................................................... 17
  4.2 Transient Voltage Suppressors ......................................................................... 19
  4.3 Current-Steering Diodes .................................................................................. 20
5 Power-Supply Requirements ..................................................................................... 21
6 Power Consumption ................................................................................................... 23
7 Thermal Management ............................................................................................... 25
8 Conclusion ................................................................................................................. 34

List of Figures
1 Digital Connections from AFE031 to the MCU ......................................................... 4
2 Block Diagram of TX Signal Chain ......................................................................... 5
3 DAC Timing Illustration ......................................................................................... 6
4 AFE031 Transmitter Connections ......................................................................... 7
5 Block Diagram of Rx Signal Chain ......................................................................... 8
6 AFE031 Receiver Connections .............................................................................. 8
7 Recommended Passive Filter Response .................................................................. 10
8 Basic Analog Front-End Application Schematic ................................................. 11
Analog Front-End Design for a Narrowband Power-Line Communications Modem Using the AFE031

List of Tables

1. AFE031 Functional Blocks .............................................................. 3
2. Input Impedance of Rx_PGA2 .......................................................... 9
3. C₁ and C₂ Recommended Values .................................................... 9
4. Input Impedance of Rx_PGA1 .......................................................... 10
5. PLC Kit Transformer Parameters .................................................. 16
6. Recommended Transient Protection Devices .................................. 21
7. Power-Supply Requirements ......................................................... 22
8. Power Dissipation ...................................................................... 24
9. Relationship Between the Thermal Model and Electrical Analog ....... 33
10. AFE031 Thermal Information ........................................................ 33
1 Introduction

The AFE031 is an integrated power-line communications analog front-end device that consists of a variety of functional blocks; the device is driven by a microcontroller. The AFE031 is designed to work with a minimum of external components, and only a few additional passive components are required for the device to work in a range of AFE designs.

Table 1 summarizes the different functional blocks within the AFE031.

<table>
<thead>
<tr>
<th>Block</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PA</td>
<td>The PA block includes the power amplifier (PA) and associated biasing circuitry</td>
</tr>
<tr>
<td>TX</td>
<td>The TX block includes the Tx Filter and the Tx_PGA</td>
</tr>
<tr>
<td>RX</td>
<td>The RX block includes the Rx_PGA1, the Rx Filter, and the Rx_PGA2</td>
</tr>
<tr>
<td>ERX</td>
<td>The ERX block includes the two-wire receiver support circuitry</td>
</tr>
<tr>
<td>ETX</td>
<td>The ETX block includes the two-wire transmitter support circuitry</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital-to-analog converter block</td>
</tr>
<tr>
<td>ZC</td>
<td>The ZC block includes two zero-crossing detectors</td>
</tr>
<tr>
<td>REF1</td>
<td>Midscale bias generator for PA block</td>
</tr>
<tr>
<td>REF2</td>
<td>Midscale bias generator for TX, RX, ERX, and ETX blocks</td>
</tr>
</tbody>
</table>

This application report contains the following sections:

- Section 2 describes in detail how to connect each of the functional blocks and signals to the AFE031.
- Section 3 discusses how to interface the AFE031 to the ac mains.
- Section 4 explains how to protect the AFE031 from line transients.
- Section 5 summarizes the power-supply requirements for a power-line communications modem design.
- Section 6 reviews the general concepts related to power consumption in these designs.
- Section 7 presents the recommended method for thermal management using this device.
2 Interfacing the AFE031 to the Microcontroller

Figure 1 shows the digital circuitry of the AFE031 connected to a TMS320F28x microcontroller (MCU).

Figure 1. Digital Connections from AFE031 to the MCU

2.1 Serial Interface

The AFE031 incorporates a four-wire serial peripheral interface (SPI™) with these signals:

- DIN: Data input driven by the master
- DOUT: Data output driven by the slave
- SCLK: Clock sourced by the SPI master
- CS: Chip select driven by the master to select the slave

It is recommended to use 10-kΩ or greater pull-up resistors to pull the signals into a default state when the master outputs are 3-stated, such as when the MCU master is in reset. The serial interface is used to program the AFE031 Tx gain and frequency response, Rx gain and frequency response, and various power-saving modes.
The AFE031 provides five additional connections to the microcontroller. Use of these pins is strictly optional and will depend upon the specific application requirements.

- Digital-to-analog converter (DAC) and SD, both defined as inputs
- TX_FLAG, RX_FLAG, and INT, defined as open-drain outputs

The DAC input is used to place the AFE031 into DAC mode in order to transmit data.

SD is used to enable or disable all circuit blocks inside the AFE031, including the SPI. Using the SD pin to disable the AFE031 places the device in its lowest power consumption operating mode.

TX_FLAG is used to indicate that both the Tx_PGA and Tx_Filter are configured and ready for transmission. A low TX_FLAG signals that the device is ready for transmission; TX_FLAG high signals that the device is not ready for transmission.

RX_FLAG is used to indicate that the Rx_PGA1, Rx_Filter, and Rx_PGA2 are configured and ready for reception. A low Rx_Flag indicates that the device is ready for reception. Rx_Flag high signals that the device is not ready for reception.

The INT pin is used to detect an interrupt condition. The AFE031 can be programmed to be interrupted under the following conditions:

- Current overload
- Thermal overload

**Current Overload**

The user can program the maximum output current from the Power Amplifier (PA) with the external $R_{SET}$ resistor connected between PA_I_SET (pin 46) and ground. If a fault condition should occur and cause an overcurrent condition, the I_Flag register is then set to a ‘1’ if the I_Flag_En bit is enabled. Refer to the AFE031 product data sheet for a description of the relationship between $R_{SET}$ and the current limit.

**Thermal Overload**

The AFE031 contains internal protection circuitry that automatically disables the PA output stage if the junction temperature exceeds $+150^\circ C$. If a fault condition should occur that causes a thermal overload, the T_Flag register is set to a ‘1’ if the T_Flag_En bit is enabled. The AFE031 includes a thermal hysteresis feature, and allows the PA to resume normal operation when the junction temperature drops to $+135^\circ C$.

### 2.2 Transmitter (TX)

The transmission path includes four separate circuit functions: DAC, Tx_PGA, Tx Filter, and the PA.

- The DAC block features a 10-bit, rail-to-rail DAC
- The Tx programmable gain amplifier (PGA) features four different gains: $-12$ dB, $-6$ dB, $-3$ dB, and 0 dB.
- The Tx Filter response works with either the Cenelec A band or the Cenelec B, C, and D bands
- The Power Amplifier block is capable of generating up to 26 V at 1.5 A.

Figure 2 shows a block diagram of the transmitter signal chain.

![Figure 2. Block Diagram of TX Signal Chain](image-url)
The MCU drives the transmitter using the serial interface in a special data streaming mode called DAC mode.

DAC mode allows the user to configure the AFE031 to receive data from the microcontroller during signal transmission. When the DAC pin is high, the SPI enters DAC mode; this mode streams data directly into the DAC registers. The sequence to write data into the DAC registers is:

- Set DAC pin high.
- Set CS pin low.
- Write a 10-bit word into DIN (inputs greater than 10 bits are truncated and left-justified).
- When the CS pin goes high, the DAC updates.

Figure 3 illustrates this sequence for ‘0000100000’.

Refer to Figure 4 for the recommended connections for the transmission section of the AFE031. Note that only three passive external components are required: $R_{\text{SET}}$, $C_8$ (the ac coupling capacitor), and $C_9$ (the noise reduction capacitor).

$R_{\text{SET}}$ is used to program the maximum output current from the PA. This resistor is selected according to Equation 1.

$$R_{\text{SET}} = \left(20 \ \text{k}\Omega \times \frac{1.2 \ \text{V}}{\text{Current Limit}}\right) - 5 \ \text{k}\Omega$$

(1)

Capacitor $C_8$ is used to ac-couple the output of the transmission low-pass filter (LPF) to the input of the PA. This capacitance blocks any dc offsets from the PA input, decouples the high-voltage circuitry of the PA from the low-voltage circuitry of the Tx filter, and forms a high-pass response in the overall transmission filter transfer function. The high-pass cutoff is calculated using Equation 2.

$$C_8 = \frac{1}{\left(2 \times \pi \times \text{High-Pass Cutoff Frequency} \times 2 \ \text{k}\Omega\right)}$$

(2)

NOTE: $C_8$ should have a minimum voltage rating equal to that of the PA supply voltage.
C_9 is optional, and is used to reduce noise coupled in from the PA supply voltage. A single-order LPF is formed by C_9 and the internal midscale bias generator input impedance. The midscale bias generator associated with REF1 provides a stable, one-half PA supply voltage at the PA output; the output signal swings around this voltage.

The filter frequency associated with C_9 is determined as shown in Equation 3.

\[
f = \frac{1}{[2 \pi \times 4 \, \text{k}\Omega \times (C_9 + 10 \, \text{pF})]}
\]

(3)

Figure 4 shows the AFE031 transmitter connections.

2.3 **Receiver (RX)**

The receiver path includes three separate circuit functions (Rx_PGA1, Rx Filter, and Rx_PGA2).

- The Rx_PGA1 has four different gains: –12 dB, –6 dB, 0 dB, and 6 dB
- The Rx Filter Response block can be configured for either the CENELEC A band or the CENELEC B, C, and D bands
- The Rx_PGA2 also has four different gains: 0 dB, 12 dB, 24 dB, and 36 dB
**Figure 5** shows the block diagram of the receiver signal chain.

![Block Diagram of Rx Signal Chain](image)

**Figure 5. Block Diagram of Rx Signal Chain**

**Figure 6** shows the recommended connections for the receiver section of the AFE031. Note that only six passive external components are required.

![AFE031 Receiver Connections](image)

**Figure 6. AFE031 Receiver Connections**

(1) **Recommended values for C₁ and C₂:**

1. **C₁:**
   - Cenelec A: 680 pF
   - Cenelec B, C, D: 270 pF

2. **C₂:**
   - Cenelec A: 680 pF
   - Cenelec B, C, D: 560 pF
R_{11} is optional and is used to isolate the Rx_PGA2 output from the input of the analog-to-digital converter (ADC) internal to the MCU. Additional filtering for the Rx_PGA2 output can be added if desired, but is generally not required.

Capacitor C_{10} is used to ac-couple the output of the receiver LPF to the input of the Rx_PGA2. This capacitance blocks any dc offsets from the Rx_PGA2 input and forms a high-pass response in the overall receive filter transfer function. The high-pass cutoff frequency is calculated using Equation 4.

\[
C_{10} = \frac{1}{(2 \times \pi \times \text{High-pass Cutoff Frequency} \times \text{Rx PGA2 Input Resistance})}
\]  

(4)

**NOTE:** C_{10} should have a minimum voltage rating equal to that of the AVDD supply voltage.

Table 2 shows the input impedance of Rx_PGA2.

<table>
<thead>
<tr>
<th>PGA</th>
<th>PGA Gain</th>
<th>Input Impedance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rx_PGA2</td>
<td>G = 64 V/V</td>
<td>1.7 kΩ</td>
</tr>
<tr>
<td>Rx_PGA2</td>
<td>G = 16 V/V</td>
<td>6.3 kΩ</td>
</tr>
<tr>
<td>Rx_PGA2</td>
<td>G = 4 V/V</td>
<td>21 kΩ</td>
</tr>
<tr>
<td>Rx_PGA2</td>
<td>G = 1 V/V</td>
<td>53 kΩ</td>
</tr>
</tbody>
</table>

Capacitors C_1 and C_2 are used to set the Rx filter bandwidth. These two external capacitors are required for proper frequency response and low-noise operation. Table 3 lists the recommended values for C_1 and C_2.

<table>
<thead>
<tr>
<th>Component</th>
<th>C_1</th>
<th>C_2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cenelec A</td>
<td>680 pF</td>
<td>680 pF</td>
</tr>
<tr>
<td>Cenelec B, C, D</td>
<td>270 pF</td>
<td>560 pF</td>
</tr>
</tbody>
</table>

C_{12} is optional and is used to reduce noise coupled in from the AVDD supply voltage. A single-order LPF is formed by C_{12} and the internal midscale bias generator input impedance. The midscale bias generator associated with REF2 provides a stable, one-half AVDD supply voltage that is used for biasing many of the internal low-voltage signal paths in both the Tx and Rx blocks.

The filter frequency associated with C_{12} is determined by Equation 5.

\[
f = \frac{1}{[2 \times \pi \times 4 \text{ kΩ} \times (C_9 + 10 \text{ pF})]}
\]

(5)

The voltage at the input of Rx_PGA1 is internally level-shifted to \(\frac{AV_{DD}}{2}\).

C_{11} is used to ac-couple the incoming signals from the line coupling circuit into the level-shifted Rx_PGA1 input.
### 2.4 Passive Bandpass Filter

The fourth-order passive bandpass filter is optional, but recommended for applications where high performance is required. This filter removes any unwanted out-of-band signals from reaching the active filters internal to the AFE031. Figure 7 shows the passive filter response for the values shown in Figure 6, with $f_1 = 24$ kHz and $f_2 = 105$ kHz.

![Figure 7. Recommended Passive Filter Response](image)

For a passive filter response different from the recommended response, the following steps can be referenced:

**Step 1.** Choose the filter characteristic impedance, $Z_C$.

- For –6-db passband attenuation: Set $R_{12} = R_{14} = Z_C$
- For 0-db passband attenuation: Set $R_{12} = Z_C$, and $R_{14} = 10 \times Z_C$

$Z_C$ can be determined using Equation 6.

$$
C_{19} = \frac{1}{(2 \times \pi \times f_1 \times Z_C)}
$$

$$
C_{20} = \frac{1}{(2 \times \pi \times f_2 \times Z_C)}
$$

$$
L_3 = \frac{Z_C}{(2 \times \pi \times f_2)}
$$

$$
L_4 = \frac{Z_C}{(2 \times \pi \times f_1)}
$$

\[\text{(6)}\]

**Step 2.** Capacitor $C_{11}$ is used to ac-couple the input of the Rx_PGA1. This capacitance blocks any dc signal from entering the receiver and forms a high-pass response in the overall receiver filter transfer function. The high-pass cutoff is calculated from Equation 7 and the values listed in Table 4.

$$
C_{11} = \frac{1}{(2 \cdot \pi \cdot \text{High-pass Cutoff Frequency} \cdot \text{Rx PGA2 Input Resistance})}
$$

\[\text{(7)}\]

### Table 4. Input Impedance of Rx_PGA1

<table>
<thead>
<tr>
<th>PGA</th>
<th>PGA Gain</th>
<th>Input Impedance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rx PGA1</td>
<td>$G = 2$ V/V</td>
<td>10 kΩ</td>
</tr>
<tr>
<td>Rx PGA1</td>
<td>$G = 1$ V/V</td>
<td>15 kΩ</td>
</tr>
<tr>
<td>Rx PGA1</td>
<td>$G = 0.5$ V/V</td>
<td>20 kΩ</td>
</tr>
<tr>
<td>Rx PGA1</td>
<td>$G = 0.25$ V/V</td>
<td>24 kΩ</td>
</tr>
</tbody>
</table>

\[\text{Table 4. Input Impedance of Rx_PGA1}\]

Figure 8 shows the complete schematic for the basic analog front-end for power-line communications applications.
A Recommended values for C₁ and C₂:

1. C₁:
   - Cenelec A: 680 pF
   - Cenelec B, C, D: 270 pF

2. C₂:
   - Cenelec A: 680 pF
   - Cenelec B, C, D: 560 pF

Figure 8. Basic Analog Front-End Application Schematic
2.5 Zero Crossing Block

The Zero Crossing block consists of two independent zero crossing detectors (ZCDs). These components are used for detecting the ac mains signal when crossing zero voltage. Applications such as power-line communications typically need this type of information or signal to properly synchronize. Only one ZCD is generally used; however, in two-phase or three-phase applications, multiple ZCDs can be used.

Figure 9 shows the internal structure of the zero crossing detector.

![Figure 9. Zero Crossing Detector Block](image1)

Figure 10 illustrates the zero crossing detector response.

![Figure 10. Zero Crossing Detector Response](image2)

The ZC_OUT pin is connected to any microcontroller GPIO.
2.6 Two-Wire Support Circuity (ETx and ERx Blocks)

The AFE031 contains a two-wire transmitter block, ETx, and a two-wire receiver block, ERx. These blocks support communications that use amplitude shift keying (ASK) with on-off keying (OOK) modulation.

The ETx block is a gated driver that allows for transmission of a carrier input signal and modulating input signal. For typical applications, a 50-kHz square wave carrier signal is applied to E_Tx_Clk while the modulating signal is applied to E_Tx_In. The output (E_Tx_Out) is then in a high-impedance state when E_Tx_In is ‘1’. Figure 11 shows the relationship between E_Tx_Clk, E_Tx_In, and E_Tx_Out.

![Figure 11. ETx Block Transfer Function](image)

The ERx Block consists of a low-pass analog filter configured in an inverting gain of $-4.5$ dB. This block, along with an external capacitor, can be used to create a passband filter response as shown in Figure 12.

![Figure 12. ERx Block Frequency Response](image)
Interfacing the AFE031 to the AC Mains

The E_Rx_Out pin can be directly connected to either an available analog-to-digital converter (ADC) input or GPIO on the host microcontroller. Figure 13 illustrates a typical two-wire application for ETx and ERx.

![Diagram of AFE031 Internal Configuration](image)

**Figure 13. Typical Two-Wire Application for ETx and ERx**

3 Interfacing the AFE031 to the AC Mains

The line coupling circuit is one of the most critical segments of a power-line modem. The line coupling circuit has two primary functions: first, to prevent the high voltage, low frequency of the mains (commonly 50 Hz or 60 Hz) from damaging the low-voltage modem circuitry; and second, as the name implies, to couple the modem signal to and from the ac mains. A simplified, typical line coupling circuit is shown in Figure 14.

![Diagram of a Simplified Line Coupling Circuit](image)

**Figure 14. A Simplified Line Coupling Circuit**

3.1 Low-Voltage Capacitor

The low-voltage capacitor, or LV Cap, couples the time-varying components of the PA output signal into the line coupling transformer. The LV Cap should have a large enough capacitance to appear as a low impedance throughout the signal band of interest; 10-μF is a common value for signals in the range of 35 kHz to 150 kHz. The voltage rating of the LV cap should be sufficient to withstand the clamping voltage of the TVS diode (that is, the transient voltage suppressor; see Section 4.2 for more information) operating under surge conditions. Generally, this limit should be equal to the PA supply voltage or slightly higher.
3.2 High-Voltage Capacitor

The high-voltage capacitor (HV Cap) blocks the low-frequency mains voltage by forming a voltage divider with the winding inductance of the line coupling transformer. In many applications, a maximum reactive power (VA limit) on the HV Cap may be required. To meet this requirement, the HV Cap value is calculated by Equation 8.

\[
\text{HVCap} = \frac{\text{VA}_{\text{LIMIT}}}{\text{VAC}^2(2 \times \pi \times F)} \tag{8}
\]

For a 240-VAC, 50-Hz application with a 10-VA limit, the maximum value for the HV Cap is shown in Equation 9.

\[
\text{HVCap} \leq \frac{10}{(240^2 \times 2 \times \pi \times f)} \approx 550 \text{ nF} \tag{9}
\]

A 470-nF capacitor is frequently used in these types of applications. A metallized polypropylene electromagnetic interference and radio frequency interference (EMI/RFI) suppression capacitor is recommended because of the low loss factor associated with the dielectric, which results in minimal internal self-heating. Operating the capacitor at approximately 80% of its ac-rated voltage ensures a long component operating life. See Section 6 of this document for additional discussion on selecting the correct HV Cap value to withstand impulses on the mains.

3.3 Inductor

The inductor that is connected in series with the HV Cap is required when driving low line impedances and the HV Cap is restricted to approximately 470 nF for the reasons previously stated. In applications that operate in the Cenelec A band, the impedance of the 470-nF capacitance at 40 kHz is approximately 8.5 \(\Omega\). If the application requires the ability to drive a 2-\(\Omega\) load, for example, this series impedance is restrictive. Adding the series inductor can mitigate this effect. To properly select the value of the inductance, the operating frequency range of the system must be known. A common example would be the PRIME frequency band, which is approximately 40 kHz to 90 kHz. Selecting the HV Cap and inductor to have a resonant frequency in the center of the frequency band is recommended, and results in a series inductor value of 12.8 \(\mu\)H and HV Cap value of 470 nF. The inductor should be sized to be capable of withstanding the maximum load current without saturation, using Equation 10 as a guideline.

\[
L = \frac{1}{\text{HVCap} \times (2 \times \pi \times f)^2} \tag{10}
\]

3.4 Line Coupling Transformer

Most power-line communication transformers are compact, with turns ratios between 1:1 and 4:1, low leakage inductance, and approximately 1-mH of winding inductance. It is the voltage divider formed by the HV Cap and winding inductance that divides down the ac mains voltage and reduces it to negligible levels at the modern output. Figure 15 shows the equivalent circuit formed with the HV Cap and the line coupling transformer.

![Figure 15. Voltage Divider with HV Cap and Transformer Equivalent Circuit](image-url)

where:
Interfacing the AFE031 to the AC Mains

- **R₁** is the series dc resistance of the primary winding
- **R₂** is the shunt resistance reflecting losses in the core
- **R₃** is the series dc resistance of the secondary winding, reflected to the primary side
- **L₁** is the primary leakage inductance
- **L₂** is the open circuit inductance of the primary winding
- **L₃** is the secondary leakage inductance reflected to the primary side
- **C₁** is the self-capacitance of the primary winding
- **C₂** is the self-capacitance of the secondary winding reflected to the primary side

For the purposes of analysis, this circuit can be simplified as shown in **Figure 16**.

![Figure 16. Simplified AC Mains Voltage Divider](image)

where:
- **L₂** = OCL of the transformer primary
- **C** = HV Cap reflected to the primary side

In a typical line coupling circuit the ac mains voltage injected into the modem is approximately 20 mV<sub>pp</sub>.

Table 5 lists the typical equivalent circuit component values for the power-line communication transformer (VITEC part number 70P7282) used in the Texas Instruments Power-Line Communications Evaluation Kit (available for purchase through the TI website; part number **TMDSPLCKIT-V3**).

### Table 5. PLC Kit Transformer Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Label</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Turns ratio</td>
<td>N₁/N₂</td>
<td>1.5:1</td>
<td>—</td>
</tr>
<tr>
<td>Primary DCR</td>
<td>R₁</td>
<td>0.028</td>
<td>Ω</td>
</tr>
<tr>
<td>Shunt Resistance</td>
<td>R₂</td>
<td>1M</td>
<td>Ω</td>
</tr>
<tr>
<td>Secondary DCR reflected to the primary side</td>
<td>R₃</td>
<td>0.045</td>
<td>Ω</td>
</tr>
<tr>
<td>Primary leakage inductance</td>
<td>L₁</td>
<td>290</td>
<td>nH</td>
</tr>
<tr>
<td>Primary OCL</td>
<td>L₂</td>
<td>1.1</td>
<td>mH</td>
</tr>
<tr>
<td>Secondary leakage inductance reflected to the primary side</td>
<td>L₃</td>
<td>225</td>
<td>nH</td>
</tr>
<tr>
<td>Primary self-capacitance</td>
<td>C₁</td>
<td>24</td>
<td>pF</td>
</tr>
<tr>
<td>Secondary self-capacitance reflected to the primary side</td>
<td>C₂</td>
<td>11</td>
<td>pF</td>
</tr>
</tbody>
</table>
Determining the optimal turns ratio (N1/N2) for the power-line communication transformer is simple, and based on the principle of using the maximum output swing capability of the PA together with the maximum output current capability of the PA to achieve maximum power transfer efficiency into the load. Assuming the power-supply voltage and target load impedance are known, the turns ratio is determined as shown in Figure 17, and calculated with Equation 11 and Equation 12.

![Figure 17. Line Coupling Circuit](image)

\[ \frac{\text{PA}_V \cdot \text{V}_{\text{OUT Peak}}}{\text{PA}_I \cdot \text{I}_{\text{OUT Peak}}} = R_{\text{LOAD}} \times \left( \frac{N_1}{N_2} \right)^2 \]  
(11)

\[ \text{Turns Ratio} = \frac{N_1}{N_2} = \frac{\text{PA}_V \cdot \text{V}_{\text{OUT Peak}}}{\text{PA}_I \cdot \text{I}_{\text{OUT Peak}} \times R_{\text{LOAD}}} \]  
(12)

If the actual transformer ratio turns ratio of N1/N2 is selected to be greater than the ideal value, the overall circuit output is then limited by the voltage swing of the PA. If N1/N2 is selected to be less than the ideal ratio, the output is limited by the maximum output current from the PA. If the ideal transformer ratio is used, the maximum output occurs as the amplifier approaches both its maximum output voltage and maximum output current. This condition results in the maximum power transfer efficiency to the load.

4 Protecting the AFE031 from Line Transients

Power-line communications are frequently harsh operating environment for electrical components connected to the ac line. Noise or surges from electrical anomalies such as lightning, capacitor bank switching, inductive switching, or other grid fault conditions can damage high-performance integrated circuits if they are not properly protected. The AFE031 can survive even these harsh conditions but several simple recommendations must be followed. One recommendation is to clamp as much of the electrical disturbance before it reaches the AFE031 device with a multi-layer approach using metal-oxide varistors (MOVs), transient voltage suppression diodes (TVSs), Schottky diodes, and a zener diode.

4.1 Metal Oxide Varistors

An MOV, as shown in Figure 18, is a device that has high resistance until its triggering voltage is exceeded. Once this voltage level has been exceeded, the MOV reduces its resistance and absorbs the energy from the pulse.

![Figure 18. Metal Oxide Varistor](image)
A typical MOV current-to-voltage (I/V) characteristic is shown in Figure 19.

![Typical MOV I/V Characteristic](image)

**Figure 19. Typical MOV I/V Characteristic**

By the nature of the materials and techniques used in the construction of these components, MOVs respond quickly to a fast transient pulse, have high instantaneous power ratings, and are well-suited for protection on the ac line. The maximum clamping voltages are typically specified in response to a high-speed transient similar to that shown in Figure 20. The 8/20 μs waveform is commonly associated as a waveform that represents the spectral content of lightning strikes.

![Typical 8/20-μs Pulse For MOV and TVS Performance Specification](image)

**Figure 20. Typical 8/20-μs Pulse For MOV and TVS Performance Specification**

There are several factors to consider when selecting an MOV:

- Working voltage
- Required amount of transient energy to be absorbed by the MOV
- Peak transient current
- Power dissipation
4.2 **Transient Voltage Suppressors**

Figure 21 shows a transient voltage suppressor.

![TVS Diagram]

**Figure 21. Transient Voltage Suppressor**

A TVS is a very fast-acting clamping device that turns on in the case of an overvoltage condition, shunting the surge of current into ground. TVSs are rated primarily by the power handling capability and the clamping voltage. TVSs are available in either unidirectional or bi-directional configurations. For power-line communication applications, a bi-directional TVS is recommended; the component is placed next to the line coupling transformer.

Figure 22 shows the I/V characteristics for a typical bi-directional TVS.

![Bi-Directional TVS I/V Characteristics]

**Figure 22. Typical Bi-Directional TVS I/V Characteristics**

As a surge or pulse on the ac line occurs, the voltage rises across the TVS. If the voltage rises higher than the TVS breakdown voltage, the TVS turns on and rapidly changes from high impedance to low impedance, shunting current into ground. Note that the low-voltage capacitor between the PA output and the TVS blocks any dc voltage at the TVS. As a result, the normal FSK or OFDM signal from the PA appears to be centered around ground at the TVS. This condition requires the TVS to be bi-directional. Figure 23 illustrates this concept.

![Typical Signal at the TVS]

**Figure 23. Typical Signal at the TVS**
Because the signal is symmetric around ground at the TVS, the TVS breakdown voltage should be equal to approximately one-half of the PA power-supply voltage. It is important for the TVS to remain off during normal operation to avoid clipping and introducing distortions to the output signal. It is also important that the TVS turn on and clamp at the lowest possible voltage beyond normal operation to provide maximum protection.

4.3 Current-Steering Diodes

Current-steering diodes are shown in Figure 24.

![Figure 24. Current-Steering Diodes](image)

While the MOV and TVS components clamp the pulse and either dissipate or re-direct most of the energy to ground, it is also recommended to place current-steering diodes at the output of the PA section of the AFE031. In the unlikely event a transient surge increases the PA output pin beyond its power-supply rail, low-drop Schottky diodes can steer the current around the AFE031 safely to ground. Maintaining a low (less than 0.8 V) forward voltage drop on the Schottky diode is recommended for maximum protection.

If the Schottky diode that connects the output of the PA to the power-supply rail turns on and becomes forward-biased, it is important to steer the current to ground without significantly disturbing the PA power-supply voltage. Placing a zener diode at the PA power-supply pins to ground provides a low-impedance path for surges that attempt to raise the power-supply voltage beyond the absolute maximum rated voltage for the AFE031.

Figure 25 shows the complete recommended line transient protection circuitry.

![Figure 25. Recommended Line Transient Protection](image)

Note that the HV Cap must be able to withstand pulses up to the clamping protection afforded by the MOV. A metallized polypropylene capacitor such as the 474MKP275KA from Illinois Capacitor, Inc.™ is rated for 50 Hz to 60 Hz, 250 VAC to 310 VAC and can withstand 24 impulses of 2.5 kV.
Table 6 lists the recommended transient protection devices.

### Table 6. Recommended Transient Protection Devices

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Mfr Part No (or Equivalent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>Zener diode</td>
<td>Diodes, Inc.</td>
<td>1SMB59xxB&lt;sup&gt;(1)&lt;/sup&gt;</td>
</tr>
<tr>
<td>D2, D3</td>
<td>Schottky diode</td>
<td>Diodes, Inc.</td>
<td>1N5819HW</td>
</tr>
<tr>
<td>TVS</td>
<td>Transient voltage suppressor</td>
<td>Diodc Semiconductor</td>
<td>P6SMBJxxC&lt;sup&gt;(2)&lt;/sup&gt;</td>
</tr>
<tr>
<td>MOV</td>
<td>Varistor</td>
<td>LittleFuse</td>
<td>TM0V20RP140E</td>
</tr>
<tr>
<td>HV Cap</td>
<td>High-voltage capacitor</td>
<td>Illinois Capacitor, Inc</td>
<td>474MKP275KA&lt;sup&gt;(3)&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Mfr Part No (or Equivalent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>Zener diode</td>
<td>Diodes, Inc.</td>
<td>1SMB59xxB&lt;sup&gt;(1)&lt;/sup&gt;</td>
</tr>
<tr>
<td>D2, D3</td>
<td>Schottky diode</td>
<td>Diodes, Inc.</td>
<td>1N5819HW</td>
</tr>
<tr>
<td>TVS</td>
<td>Transient voltage suppressor</td>
<td>Diodc Semiconductor</td>
<td>P6SMBJxxC&lt;sup&gt;(2)&lt;/sup&gt;</td>
</tr>
<tr>
<td>MOV</td>
<td>Varistor</td>
<td>LittleFuse</td>
<td>TM0V20RP300E</td>
</tr>
<tr>
<td>HV Cap</td>
<td>High-voltage capacitor</td>
<td>Illinois Capacitor, Inc</td>
<td>474MKP275KA&lt;sup&gt;(3)&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

<sup>(1)</sup> Select the Zener breakdown voltage at the lowest available rating beyond the normal power-supply operating range.

<sup>(2)</sup> Select the TVS breakdown voltage at or slightly greater than \((0.5 \times PA_{VS})\).

<sup>(3)</sup> A common value for the high-voltage capacitor is 470 nF. Other values may be substituted depending on the requirements of the application. Note that when making a substitution, it is important in terms of reliability that the capacitor be selected from the same family or equivalent family of capacitors rated to withstand high-voltage surges.

## 5 Power-Supply Requirements

Determining the power-supply requirements requires only a straightforward analysis. The desired load voltage, load impedance, and available power-supply voltage or desired transformer ratio are all the parameters that must be known. In many power-line communication applications, such as PRIME, it is required to drive a 1-V<sub>RMS</sub> signal into a 2-Ω load. From Figure 26, we calculate the minimum power-supply voltage required by adding the peak-to-peak load voltage; the voltage dropped across the HV Cap and inductor, \(V_2\); the voltage dropped across the LV Cap, \(V_1\); and twice the output swing to rail limit of the PA, \(V_{SWING}\). For FSK and SFSK systems, the peak to average ratio is \(\sqrt{2}\), while for OFDM systems this ratio is approximately 3:1.

These ratios must be considered when performing calculations that relate the RMS voltages and peak voltages during an analysis. Choosing a large value for the LV Cap results in the voltage drop (\(V_1\)) becoming negligible in most circumstances. The losses in the transformer are also negligible, even at high load currents, if the proper transformer with a low DCR is used. For FSK and SFSK systems, the voltage drop across the HV Cap and inductor, \(V_2\), is also usually negligible; in OFDM systems, because of the wider operating bandwidth, voltage drop \(V_2\) can be ignored and accounted for by using a 1.5x multiplier on the load voltage as an approximation. **Note:** this approximation is only valid with a load impedance of 2 Ω for PRIME and G3. Voltage drop \(V_2\) becomes negligible with increasing load impedance.

These assumptions greatly simplify the analysis.
Table 7 summarizes the power-supply requirements for various power-line communication systems.

Table 7. Power-Supply Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>FSK or SFSK</th>
<th>PRIME or G3 OFDM</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency range</td>
<td>63 to 74</td>
<td>35 to 95</td>
<td>kHz</td>
</tr>
<tr>
<td>$R_{LOAD}$</td>
<td>2</td>
<td>2</td>
<td>Ω</td>
</tr>
<tr>
<td>$V_{LOAD}$</td>
<td>1</td>
<td>1</td>
<td>$V_{RMS}$</td>
</tr>
<tr>
<td>$V_{LOAD}$</td>
<td>1.414</td>
<td>3</td>
<td>$V_{PEAK}$</td>
</tr>
<tr>
<td>$V_{LOAD}$</td>
<td>2.828</td>
<td>6</td>
<td>$V_{PP}$</td>
</tr>
<tr>
<td>OFDM multiplier</td>
<td>—</td>
<td>1.5</td>
<td>—</td>
</tr>
<tr>
<td>$V_{SWING}$</td>
<td>2</td>
<td>2</td>
<td>V</td>
</tr>
<tr>
<td>Turns ratio, N1/N2</td>
<td>1.5</td>
<td>1.5</td>
<td>—</td>
</tr>
<tr>
<td>PA supply</td>
<td>8.25</td>
<td>17.5</td>
<td>V</td>
</tr>
</tbody>
</table>

**Example:**

For PRIME or G3 using an OFDM signal with a 2-Ω load and 1-$V_{RMS}$ load voltage:

$P_{\text{Supply}} = V_{LOAD} \times \text{OFDM Multiplier} \times \text{Turns Ratio} + (2 \times V_{\text{swing}})$

$P_{\text{Supply}} = 6 \times 1.5 \times 1.5 + (2 \times 2V)$

$P_{\text{Supply}} = 17.5 \text{ V}$

See Figure 27 for an illustration of the recommended ac-dc power supply configuration using the UC28610.
6  Power Consumption

Calculating the power dissipation in the load and in the PA also requires only several direct calculations. The desired load voltage, load impedance, available power-supply voltage, and the transformer ratio are the only parameters required. In many power-line communication applications, such as PRIME, it is required to drive a 1-V\text{RMS} signal into a 2-\Omega load.

As Figure 28 shows, the power dissipation in the PA is determined by calculating the RMS value of the PA output current, and the voltage difference between the PA supply and RMS value of the PA output voltage. These two values are multiplied, and the the quiescent power of the PA is added.

\begin{equation}
\text{P}_{LOAD} = \left( \frac{\text{V}_{LOAD,\text{RMS}}}{\text{R}_{LOAD}} \right)^2
\end{equation}

\textbf{Figure 27. AC-DC Power Supply}

\textbf{Figure 28. Line Coupling Circuit}
The PA output current is given as calculated by Equation 14.

\[ PA, I_{OUT\_RMS} = \frac{V_{LOAD\_RMS}}{R_{LOAD} \times N_1 N_2} \]  

(14)

Because the output of the PA is always symmetric around \( \frac{1}{2} \), only the voltage difference between the PA supply and the RMS values of the PA output must be considered.

**Figure 29** illustrates this concept for an OFDM signal.

**Figure 29. Typical OFDM Output Waveforms**

\[ PA \text{ Output Voltage}_{RMS} = \frac{PA_{Supply}}{2} + V_{LOAD\_RMS} \times \frac{N_1}{N_2} \]  

(15)

\[ PA \text{ Power Dissipation} = \text{Voltage Drop Across PA} \times PA I_{OUT\_RMS} \]  

(16)

**Table 8** summarizes the power dissipation values for common PLC applications.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>FSK or SFSK</th>
<th>PRIME or G3 OFDM</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Turns ratio, ( N_1/N_2 )</td>
<td>1.5</td>
<td>1.5</td>
<td>—</td>
</tr>
<tr>
<td>( R_{LOAD} )</td>
<td>2</td>
<td>2</td>
<td>( \Omega )</td>
</tr>
<tr>
<td>( V_{LOAD} )</td>
<td>1</td>
<td>1</td>
<td>( V_{RMS} )</td>
</tr>
<tr>
<td>( I_{LOAD} )</td>
<td>0.5</td>
<td>0.5</td>
<td>( A_{RMS} )</td>
</tr>
<tr>
<td>PA output voltage</td>
<td>6</td>
<td>10.75</td>
<td>( V_{RMS} )</td>
</tr>
<tr>
<td>Voltage drop across PA</td>
<td>3</td>
<td>6.25</td>
<td>( V_{RMS} )</td>
</tr>
<tr>
<td>PA output current</td>
<td>0.333</td>
<td>0.333</td>
<td>( A_{RMS} )</td>
</tr>
<tr>
<td>PA supply</td>
<td>9</td>
<td>17</td>
<td>( V )</td>
</tr>
<tr>
<td>PA power dissipation</td>
<td>1</td>
<td>2.1</td>
<td>( W )</td>
</tr>
<tr>
<td>Load power dissipation</td>
<td>0.5</td>
<td>0.5</td>
<td>( W )</td>
</tr>
<tr>
<td>Total</td>
<td>1.5</td>
<td>2.6</td>
<td>( W )</td>
</tr>
</tbody>
</table>
The power supply itself does not need to be designed to supply the peak PA current continuously. The peak demand for current is supplied by the power-supply bypass capacitance. The power-supply voltage is shown in Figure 30, along with the signal voltage at the 2-Ω load.

**Figure 30. Typical Power-Supply AC Response**

7 Thermal Management

In a typical power-line communications application, the AFE031 can dissipate 2 W of power when transmitting into the low impedance of the ac line. This amount of power dissipation can increase the junction temperature, which in turn can lead to a thermal overload and result in interruptions in the signal transmission if the proper thermal design of the printed circuit board (PCB) has not been undertaken. This section illustrates how heat flows from the AFE031, and how proper PCB design and construction can be used to manage this flow of heat, lower the device temperature, and maximize device performance and operating life.

The AFE031 is assembled in a 7 mm² x 7 mm², 48-lead QFN package. As Figure 31 clearly shows, this QFN package has a large area, exposed thermal pad on the underside of the device, which is used to conduct heat away from the AFE031 and into the underlying board.

**Figure 31. QFN Package with Large Area, Exposed Thermal Pad**
Figure 32 shows a cross-section view of the QFN package and illustrates the key components in the AFE031 construction. Housed in a high-performance plastic mold compound, the AFE031 silicon die is mounted to the copper (Cu) lead-frame by a thermally-conductive, die attach epoxy. Wire bonds connect the bond pads that are located on the top surface of the silicon die to the external leads of the QFN package.

![Figure 32. Cross-Section View of the QFN Package](image)

When dissipating power, heat flows in all directions and seeks the lowest thermally-resistant path from the device, as illustrated in Figure 33. It can easily be seen that some heat is conducted from the silicon die surface through the plastic packaging material and transferred into the ambient environment. Because plastic is a relatively poor conductor of heat, this path is not the primary thermal path for heat flow. Heat also flows across the silicon die surface to the bond pads, through the wire bonds, into the package leads, and finally into the top layer of the PCB. While both of these paths for heat flow are important, the majority (nearly 80%) of the heat flows downward, through the silicon die, into the thermally-conductive, die attach epoxy and into the exposed thermal pad on the underside of the package. Minimizing the thermal resistance of this downward path to the ambient environment maximizes the life and performance of the design and the device.

![Figure 33. Heat Flow Through the QFN Package](image)

The first consideration when minimizing the thermal resistance of this downward path is to ensure a reliable and low thermal resistance connection of the exposed thermal pad (on the underside of the QFN package) to a thermal pad on the top layer of the PCB. The exposed thermal pad must be soldered to the PCB thermal pad. The thermal pad on the PCB should be the same size as the exposed thermal pad on the underside of the QFN.
Figure 34 shows the recommended design of the thermal pad on the PCB.

Figure 34. Recommended PCB Thermal Pad

Figure 35 shows the recommended stencil design for proper solder coverage and thickness.

Figure 35. Recommended Stencil Pattern
Figure 36 shows the recommended thermal via pattern.

To ensure a reliable connection and a low thermal resistive path from the AFE031 to the PCB, care must be taken to avoid a poor solder connection of the exposed thermal pad as a result of solder voids. Refer to TI application report, *QFN/SON PCB Attachment (SLUA271A)* for recommended techniques to attach the QFN package to the board.

The heat flows from the exposed thermal pad on the underside of the QFN through the solder connection to the thermal pad on the PCB. For most applications, additional heat spreading is required. The use of thermal vias allows the heat to conduct away from the thermal pad on the top layer of the board to the inner layers as well as the bottom layer. A cross-sectional diagram showing these recommended thermal vias is shown in Figure 37.
The best practice for removing heat from the AFE031 is to spread it into the board. **Figure 38** shows how heat flows from the AFE031 into the board.

![Figure 38. Heat Flows from AFE031 into the PCB](image)

The heat spreading into the PCB is maximized if the thermal path is uninterrupted. Best results are achieved if the heat-spreading surfaces are filled with Cu to the greatest extent possible, to maximize the area coverage on each layer. As an example, a thermally-robust, multi-layer PCB design may consist of four layers with copper coverage of 60% in the top layer, 85% and 90% in the inner layers, and 95% on the bottom layer.

Increasing the number of layers in the board can improve the heat spreading. **Figure 39** shows the effect of adding layers to improve the board thermal performance.

![Figure 39. Thermal Resistance as a Function of the Number of Layers in the PCB](image)
The thermal performance of the board can also be improved as the board area is increased. Increasing the PCB surface area provides a larger heat spreading area and a larger surface area over which to transfer the heat into the ambient environment. Figure 40 illustrates this relationship.

![THERMAL RESISTANCE vs BOARD AREA](chart)

**Figure 40. Thermal Resistance as a Function of PCB Area**

Increasing the volume of copper in the PCB design further improves the thermal performance. The relationship between copper thickness and thermal performance is shown in Figure 41.

![Four-Layer PCB, PCB Area = 4.32 in², 2 oz Cu (Results are from thermal simulations)](chart)

**Figure 41. Thermal Resistance as a Function of Copper Thickness**

All simulation and measured results were taken with an ambient temperature of +75°C in natural convection.
Figure 42 and Figure 43 show the top side and bottom side, respectively, of a 2.4-in² x 1.8-in² example layout. Note the large percentage area of copper coverage on the thermal layer.

Figure 42. Top Side of PCB Layout used in TMDSPLCKIT-V3 PLC Evaluation Kit
Figure 43. Bottom Side of PCB Layout used in TMDSPCLKIT-V3 PLC Evaluation Kit
The relationship between heat flow, thermal resistance, and temperature can be easily modeled using simple circuit analysis. Figure 44 shows a circuit that can be used to perform this type of thermal calculation.

![Figure 44. Simple Circuit to Simulate Thermal Performance](image)

The heat source in the AFE031 is the PA. In the schematic in Figure 44, this heat source is represented by a current source with a magnitude of 2 A. This 2-A current source is used to represent the 2 W of power dissipation in the AFE031. The voltage source in Figure 44 represents the ambient temperature. In this example, it is 75 V, which corresponds to an ambient temperature of +75°C. The three resistances represent the thermal resistance between the silicon junction and bottom of the case, $\Phi_{JCBot}$; the bottom of the case to the PCB; and from the board to the ambient environment.

Table 9 shows the relationship between the thermal model and electrical analog.

### Table 9. Relationship Between the Thermal Model and Electrical Analog

<table>
<thead>
<tr>
<th>Thermal Model</th>
<th>Electrical Model</th>
<th>Relationship</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient temperature (°C)</td>
<td>Voltage source (V)</td>
<td>1°C = 1 V</td>
</tr>
<tr>
<td>Power dissipation (W)</td>
<td>Current source (A)</td>
<td>1 W = 1 A</td>
</tr>
<tr>
<td>Thermal resistance (°C/W)</td>
<td>Electrical resistance (Ω)</td>
<td>1°C/W = 1 Ω</td>
</tr>
<tr>
<td>Heat flow (W)</td>
<td>Current flow (A)</td>
<td>1 W = 1 A</td>
</tr>
<tr>
<td>Temperature (°C)</td>
<td>Voltage (V)</td>
<td>1°C = 1 V</td>
</tr>
</tbody>
</table>

Thermal information for the AFE031 is summarized in Table 10.

### Table 10. AFE031 Thermal Information

<table>
<thead>
<tr>
<th>Thermal Information</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specified temperature range (QFN-48 PowerPAD™)</td>
<td>–40</td>
<td>+125</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>Junction-to-ambient thermal resistance $\theta_{JA}$</td>
<td>27.8</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (top) thermal resistance $\theta_{JCTop}$</td>
<td>12.1</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board thermal resistance $\theta_{JB}$</td>
<td>7.5</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-top characterization parameter $\Psi_{JT}$</td>
<td>0.4</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-board characterization parameter $\Psi_{JBl}$</td>
<td>7.4</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
<tr>
<td>Junction-to-case (bottom) thermal resistance $\theta_{JCBot}$</td>
<td>1.7</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
</tbody>
</table>
In Table 10, the thermal resistance junction to case bottom, $\Phi_{JCBot}$, is given as 1.7°C/W. This value is the thermal resistance if the AFE031 is perfectly connected to an infinite heat sink.

The thermal resistance from case bottom to board is calculated as Equation 17.

$$\theta_{ja} - \theta_{JCBot} = 7.5 - 1.5 = 5.8\,^\circ C/W$$

Equation 17

This amount of thermal resistance is expected when the recommendations for thermal pad design and proper package soldering to the board are followed. Failure to follow these recommendations results in a larger thermal resistance from the case bottom to board. The thermal resistance from the board to the ambient is variable and based on the PCB size, number of layers, and copper thickness.

The electrical analog shown in Table 9 is a very simplistic method of determining the required board thermal resistance for a given application. Best results are achieved by performing board-level thermal simulations to verify the design before release to manufacturing occurs.

8 Conclusion

The AFE031 is the industry’s first and most flexible analog front-end designed specifically to meet the rigorous demands of power-line communication applications. Using the AFE031 saves design time, increases reliability, and reduces risk. The AFE031 can connect to virtually all microprocessors. The device can be driven with both digital or analog inputs; it conditions and filters the signals, and then transmits the signals to the power line through the integrated power amplifier. The integrated, low-noise receiver can be configured to provide either attenuation or gain, depending upon the signal and noise levels on the power line and drives the analog-to-digital converter found in most microcontrollers. The AFE031 can work with multiple signal types, including FSK, SFSK, or OFDM. With proper line-coupling circuit design, the AFE031 can be used in a wide variety of applications that range from dc busses to MV (7.2 kV) transmission lines.
Revision History

Changes from Original (October 2011) to A Revision

- Updated Equation 16 ................................................................. 24
- Changed PA power dissipation and Total parameter rows in Table 8 ........................................ 24

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>Amplifiers</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Energy and Lighting</td>
</tr>
<tr>
<td>DSP</td>
<td>Industrial</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Medical</td>
</tr>
<tr>
<td>Interface</td>
<td>Security</td>
</tr>
<tr>
<td>Logic</td>
<td>Space, Avionics and Defense</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Transportation and Automotive</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td>RFID</td>
<td></td>
</tr>
<tr>
<td>OMAP Mobile Processors</td>
<td></td>
</tr>
<tr>
<td>Wireless Connectivity</td>
<td></td>
</tr>
</tbody>
</table>

© Texas Instruments Corporation 2011