Zero-Crossover Amplifiers: Features and Benefits



Errol Leon, Richard Barthel, Tamara Alani

Introduction

Zero-crossover amplifiers use a unique topology which eliminates the error induced by the crossover region that standard rail-to-rail amplifiers have. TI's zero-crossover topology assures high linearity across the entire common-mode voltage range and lowest distortion for precision and general applications. This application brief explains the differences between standard rail-to-rail input and zero-crossover amplifiers.

Traditional rail-to-rail CMOS input

A traditional rail-to-rail input CMOS architecture contains two differential pairs. Figure 1 highlights two differential pairs; one PMOS transistor pair (blue) and one NMOS transistor pair (red). PMOS transistors can operate in common-mode input voltages from VSS to (VDD-1.8 V) and NMOS transistors can operate in common-mode input voltages from (VDD-1.8 V) to VDD. The two input transistor pairs have independent and uncorrelated input offset voltages, temperature coefficients, and noise.




Figure 1. Simplified PMOS, NMOS Differential Pair

During the transition from the PMOS pair to the NMOS pair, and vice versa, there is a crossover region at approximately 1.8 V below the positive rail where both inputs are conducting (see Figure 2). Within this region, the DC input offset voltage can change. This is a source of distortion known as input crossover distortion. This offset error can be simulated using the TINA-TI SPICE tool.




Figure 2. Transistor IV Curves




Figure 3. Simulated Crossover Performance

Figure 3 shows the simulated results of applying a [–2.4 V, 2.4 V] DC sweep to a traditional rail-to-rail CMOS input, buffer-configured op amp. The graph shows the input offset voltage abruptly shifts when the common-mode voltage is within the crossover region. If this error source is beyond the error budget, a zero-crossover amplifier is required.

How zero-crossover works

Zero-crossover topology uses a internal voltage charge pump to achieve linear operation with input voltages up to the rail with a single input transistor pair (PMOS or NMOS). This use of a single transistor pair allows true rail-to-rail operation without distortion over the entire input common-mode range since there is no crossover region. Zero-crossover amplifiers such as the OPA388 include an internal voltage charge pump. The charge pump boosts the input stage voltage approximately 1.8 V above VDD. This is enough to overcome the non-linearity that occurs

when the transistor enters triode operation at V_{DS} < 1.8 V. Figure 4 shows a simplified representation of the charge pump topology used in zero-crossover amplifiers.




Figure 4. Simplified Zero-Crossover Charge Pump Topology

Figure 3 also shows the simulated results of applying a [–2.4 V, 2.4 V] DC sweep on a buffer-configured OPA388. The input offset voltage trace in the graph shows no abrupt shift with input common-mode change because there is no crossover region. Figure 5 contrasts the measured performance between a complementary rail-to-rail input and zero-crossover amplifier. Note the large variance in offset voltage across the input common-mode voltage.




Figure 5. Measured Crossover Performance

Zero-crossover vs. rail-to-rail CMOS results

A zero-crossover and a standard rail-to-rail CMOS amplifier were used in identical, unity-gain buffer configurations. These amplifiers were both fed a pure sine wave with an amplitude of 2 V (4 V_{PP}). The outputs of these circuits were captured and the FFT was computed. Figure 6 shows the output voltage spectrum for the OPA388 (red) and a typical CMOS rail-to-rail amplifier (black). The output of the zero-crossover amplifier contains few spurs and harmonics compared to the typical rail-to-rail CMOS amplifier. This is the effect of eliminating the crossover region with zero-crossover topology.




Figure 6. Buffer FFT Spectrum

Conclusion

Traditional rail-to-rail input CMOS op amps use two parallel differential input transistor pairs. When the common-mode is in the transition region (deadband), there is an abrupt shift in the input offset voltage which results in output voltage error and distortion. Zero-crossover op amps vastly reduce any changes in input offset voltage across the entire input common-mode range.

Additional Resources

Table 1 lists some of TI's zero-crossover amplifiers. For a full list, see the operational amplifiers parametric search tool.

Table 1. Alternative Device Recommendations

Device	Optimized Parameters
OPA328	$V_{os(max)}\!\!:$ 25 µV, GBW: 40 MHz, CMRR: 120 dB, $I_{B(max)}\!\!:$ 1 pA, 2.2 V < V _S < 5.5 V, Noise: 9.8 nV / \sqrt{Hz}
OPA323	$V_{os(max)}$: 1.25 mV, CMRR: 114 dB, GBW: 20 MHz, $I_{B(max)}$: 20 pA, Noise: 5.5 nV / \sqrt{Hz} , Slew Rate: 33 µV, 1.7 V < V_S < 5.5 V
OPA388	Zero-drift, $V_{os(max)}$: 5 μ V, $dv_{os}/dt_{(max)}$: 0.05 μ V / $^{\circ}$ C, CMRR: 138 dB, GBW: 10 MHz, Noise: 7 nV / $\sqrt{\text{Hz}}$
OPA320	$V_{os(max)}$: 150 μV, CMRR: 114 dB, $I_{B(max)}$: 0.9 pA, GBW: 20 MHz, 1.8 V < V _S < 5.5 V, Noise: 7 nV / \sqrt{Hz}
OPA325	$V_{os(max)}$: 150 μV, CMRR: 114 dB, $I_{B(max)}$: 10 pA, GBW: 10 MHz, 2.2 V < V _S < 5.5 V, Noise: 9 nV / $\sqrt{\text{Hz}}$
OPA365	$V_{os(max)}$: 200 μV, CMRR: 120 dB, GBW: 50 MHz, Noise: 4.5 nV / $\sqrt{\text{Hz}}$, Slew rate: 25 V / μs, 1.8 V < V _S < 5.5 V
OPA322	$V_{os(max)}$: 2 mV, CMRR: 100 dB, GBW: 20 MHz, Noise: 8.5 nV / $\sqrt{\text{Hz}}$, Slew Rate: 10 V / μs , 1.8 V < V $_S$ < 5.5 V
OPA363,	V _{os(max)} : 2.5 mV, CMRR: 90 dB, GBW: 7 MHz,
OPA364	Noise: 17 nV / $\sqrt{\text{Hz}}$, I _{B(typ)} : 1 pA, 1.8 V < V _S < 5.5 V
OPA369	$V_{os(max)}$: 750 µV, CMRR: 114 dB, GBW: 12 kHz, $I_{B(typ)}$: 10 pA, 1.8 V < V _S < 5.5 V

Table 2. Related Documentation

SBOA182	Zero-drift Amplifiers: Features and Benefits
SBOT037	Offset Correction Methods: Laser Trim, e-Trim [™] , and Chopper
SBOA558	Reference-Buffer, ADC-Driver and Transimpedance Applications for OPAx328

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated