# Analog Engineer's Circuit Inverting Op Amp with Inverting Positive Reference Voltage Circuit




## **Design Goals**

Input		Output		Supply		
V <sub>iMin</sub>	V <sub>iMax</sub>	V <sub>oMin</sub>	V <sub>oMax</sub>	V <sub>cc</sub>	V <sub>ee</sub>	V <sub>ref</sub>
–5 V	–1 V	0.05 V	3.3 V	5 V	0 V	5 V

#### **Design Description**

This design uses an inverting amplifier with an inverting positive reference to translate an input signal of -5 V to -1 V to an output voltage of 3.3 V to 0.05 V. This circuit can be used to translate a negative sensor output voltage to a usable ADC input voltage range.



### **Design Notes**

- 1. Use op amp linear output operating range. Usually specified under A<sub>OL</sub> test conditions.
- 2. Common mode range must extend down to or below ground.
- 3. V<sub>ref</sub> output must be low impedance.
- 4. Input impedance of the circuit is equal to R<sub>2</sub>.
- Choose low-value resistors to use in the feedback. It is recommended to use resistor values less than 100 kΩ. Using high-value resistors can degrade the phase margin of the amplifier and introduce additional noise in the circuit.
- 6. The cutoff frequency of the circuit is dependent on the gain bandwidth product (GBP) of the amplifier. Additional filtering can be accomplished by adding a capacitor in parallel to R<sub>1</sub>. Adding a capacitor in parallel with R<sub>1</sub> will also improve stability of the circuit if high-value resistors are used.

1



# **Design Steps**

$$V_{o} = -V_{i} \times \left(\frac{R_{1}}{R_{2}}\right) - V_{ref} \times \left(\frac{R_{1}}{R_{3}}\right)$$

1. Calculate the gain of the input signal.

$$G_{input} = \frac{V_{o\_max} - V_{o\_min}}{V_{i\_max} - V_{i\_min}} = \frac{3.3V - 0.05V}{-1V - (-5 V)} = 0.8125\frac{V}{V}$$

2. Calculate  $R_1$  and  $R_2$ .

Choose 
$$R_1 = 845\Omega$$
  
 $R_2 = \frac{R_1}{G_{input}} = \frac{R_1}{0.8125\frac{V}{V}} = 1.04$  k $\Omega$ 

3. Calculate the gain of the reference voltage required to offset the output.

$$\begin{split} & G_{ref} = \frac{R_1}{R_3} \\ & - V_{i\_min} \times \left(\frac{R_1}{R_2}\right) - V_{ref} \times \left(\frac{R_1}{R_3}\right) = V_{o\_min} \\ & \frac{R_1}{R_3} = \frac{V_{o\_min} + V_{i\_min} \times \left(\frac{R_1}{R_2}\right)}{-V_{ref}} = \frac{0.05V + (-1 \ V) \left(\frac{845\Omega}{1.04k\Omega}\right)}{-5} = 0.1525 \frac{V}{V} \end{split}$$

4. Calculate R<sub>3</sub>.


$$R_3 = \frac{R_1}{G_{ref}} = \frac{845\Omega}{0.1525\frac{V}{V}} = 5.54 \quad k\Omega \approx 5.56 \quad k\Omega$$

2



## **Design Simulations**

## **DC Simulation Results**



3



#### **Design References**

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

See the circuit SPICE simulation file SBOC511.

See Designing Gain and Offset in Thirty Seconds.

## **Design Featured Op Amp**

TLV9062				
V <sub>ss</sub>	1.8 V to 5.5 V			
V <sub>inCM</sub>	Rail-to-rail Rail-to-rail			
V <sub>out</sub>				
V <sub>os</sub>	0.3 mV			
Ιq	538 µA			
Ib	0.5 pA			
UGBW	10 MHz			
SR	6.5 V/µs			
#Channels	1, 2, and 4			
TLV	/9062			

#### **Design Alternate Op Amp**

OPA197				
V <sub>ss</sub>	4.5 V to 36 V			
V <sub>inCM</sub>	Rail-to-rail			
V <sub>out</sub>	Rail-to-rail			
V <sub>os</sub>	25 µV			
l <sub>q</sub>	1 mA			
l <sub>b</sub>	5 pA			
UGBW	10 MHz			
SR	20 V/µs			
#Channels	1, 2, and 4			
OPA197				

## **Revision History**

4

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from February 1, 2018 to February 4, 2019			
	Downscale the title and changed title role to 'Amplifiers'. Added links to circuit cookbook landing page and	d	
	SPICE simulation file	1	

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated