ABSTRACT
This application report reviews the design steps used in the evaluation module (EVM) UCC25230EVM-754. The EVM helps evaluate the UCC25230 pulse-width modulation (PWM) controller in a forward-flyback, or Flybuck™, dc-dc converter topology for a 48-V telecom bias supply. The EVM is a dual-output converter with 1500-VDC isolation between the two outputs. Each output is typically rated as 12 V and 65 mA, for a total output power of 1.5 W.

Contents
1 Design Specifications ................................................................. 2
2 Design Considerations ............................................................ 3
3 Design Steps ................................................................. 4
4 Performance Test ......................................................... 8
5 References ................................................................. 11

List of Figures
1 EVM Schematics ................................................................. 3
2 Efficiency with IOU1 = 50 mA......................................................... 8
3 Efficiency with IOU2 = 50 mA......................................................... 8
4 Regulation with IOU1 = 50 mA ......................................................... 9
5 Regulation with IOU2 = 50 mA ......................................................... 9
6 Gain and Phase vs Frequency ......................................................... 10

List of Tables
1 EVM Specifications ................................................................. 2
2 Design Value of Loop-Compensation Parameters ................................................................. 7
3 Voltage Regulation at Corner Conditions ................................................................. 9
4 Design Performance Summary ................................................................. 10
1 Design Specifications

Table 1 shows the specifications for the EVM, UCC25230EVM-754.

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIN  Input voltage</td>
<td>VIN = 36 V, IOUT = max</td>
<td>36</td>
<td>48</td>
<td>72</td>
<td>VDC</td>
</tr>
<tr>
<td>IIN  Input current</td>
<td>VIN = 36 V, IOUT = max</td>
<td></td>
<td>65</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>OUTPUT CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOUT1 Output voltage</td>
<td>VIN = typ, IOUT = max</td>
<td>12</td>
<td></td>
<td></td>
<td>VDC</td>
</tr>
<tr>
<td>VOUT2 Output voltage</td>
<td>VIN = typ, IOUT = max</td>
<td>12</td>
<td></td>
<td></td>
<td>VDC</td>
</tr>
<tr>
<td>Output voltage ripple</td>
<td>VIN = typ, IOUT = max</td>
<td></td>
<td>50</td>
<td></td>
<td>mVpp</td>
</tr>
<tr>
<td>IOUT1 Output current</td>
<td>VIN = min to max</td>
<td>65</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>IOUT2 Output current</td>
<td>VIN = min to max</td>
<td></td>
<td>65</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Output power</td>
<td></td>
<td></td>
<td>1.5</td>
<td></td>
<td>W</td>
</tr>
<tr>
<td>SYSTEMS CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>fSW  Switching frequency</td>
<td></td>
<td>380</td>
<td></td>
<td></td>
<td>kHz</td>
</tr>
<tr>
<td>η   Full-load efficiency</td>
<td>VIN = typ, IOUT = max</td>
<td>80</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Isolation level</td>
<td>Primary side to secondary</td>
<td>1.5</td>
<td></td>
<td></td>
<td>kVDC</td>
</tr>
</tbody>
</table>
2 Design Considerations

The design-targeted application is an auxiliary (bias) supply in 48-V telecom modular designs with isolation of 1500 VDC between the primary and secondary side. The application requires a small footprint and low profile. Traditionally, a low-dropout regulator (LDO) is used to initially bias the primary-side controller. After start-up, the bias is substituted with an auxiliary winding on the main transformer during normal operation. Secondary-side control has recently become more desirable because of the advantages it offers, such as the fast control-loop response (after eliminating the need of the optocoupler) and digital control with communication. Thus, the initial simple LDO bias solution becomes insufficient. In such cases, an independent bias power supply is required.

There are several factors regarding achievable performance when making trade-offs (for example, efficiency and energy losses, transient response, board space, cost, as well as design convenience and consistency). Detailed analysis and comparison are not the purpose of this application report; because increasingly more 48-V telecom modular designs prefer to have an independent bias power supply, the details described in this report are required when using the UCC25230. Figure 1 shows the proposed schematics for the design based on the UCC25230 data sheet.

![EVM Schematics](image-url)

**Figure 1. EVM Schematics**
Design Steps

3 Design Steps

3.1 Power-Stage Design

Two main parameters of the power stage are primary inductance and output filter capacitance because the converter main switches are integrated inside the device. Determining the primary inductance and filter capacitance are described in this section.

3.1.1 Determining the Primary Inductance

3.1.1.1 Step 1: Inductance Calculation

To maximize device capability, the design is made a bit differently from traditional procedures. The design is made to maximize the ripple current and minimize the inductance while keeping the average current in accordance with the specified 220 mA in the UCC25230 data sheet. It is important to design an acceptable minimal inductance in order to get the optimal physical inductor with a low profile and small footprint. The primary inductance design is based on Equation 1:

\[
L_{PRI} = \frac{V_O \times (1 - D_{MIN})}{(2 \times \Delta % \times I_{PRI}) \times f_{SW}} = \frac{V_O \times \left(1 - \frac{V_O}{V_{IN,MAX}}\right)}{I_{PK,PK} \times f_{SW}}
\]  

(1)

In Equation 1, \(I_{PRI}\) is the maximum average current that is obtained from the total current of both the primary and secondary load currents (assuming that the windings are ideally coupled).

In our design, \(I_{PRI} = 65 \, mA \times 2 = 130 \, mA\). Because the maximum peak current allowed is 220 mA, the peak-to-peak current can be determined as Equation 2:

\[
I_{PK,PK} = 2 \times (220 \, mA - 130 \, mA) = 180 \, mA
\]  

(2)

Because the switching frequency is fixed at 380 kHz, \(V_O = 12 \, V\), and \(V_{IN,MAX} = 72 \, V\), the minimum primary-side inductance can then be determined as Equation 3:

\[
L_{PRI} = \frac{V_O \times \left(1 - \frac{V_O}{V_{IN,MAX}}\right)}{I_{PK,PK} \times f_{SW}} = \frac{12 \, V \times \left(1 - \frac{12 \, V}{72 \, V}\right)}{0.18 \, A \times 380 \times 10^3 \, Hz} = 146.2 \, \mu H \Rightarrow 150 \, \mu H
\]  

(3)

Note that the minimum inductance of 150 \(\mu H\) is the inductance achievable at 220 mA, not the inductance at a no-load condition.

3.1.1.2 Step 2: Turns-Ratio Calculation

For a coupled inductor, the turns-ratio is determined by Equation 4:

\[
N_L = \frac{V_{OUT2}}{V_{OUT1}} = \frac{12 \, V}{12 \, V} = 1
\]  

(4)

An example of a physical inductor that meets these design results with 1500 VDC isolation is available from Coilcraft™, part number MA5401-AE.
### 3.1.2 Determining the Output Filter Capacitance

To determine the output filter capacitors, **Equation 5** provides a basis:

\[
C_{OUT} = \frac{\Delta T}{\Delta I - ESR} = \frac{D_{MAX} \times \frac{1}{f_{SW}}}{V_{RIPPLE} \times \frac{50\% \times I_{PRI}}{ESR} - ESR} = \frac{V_{O} \times \frac{1}{f_{SW}}}{V_{IN\_MIN} \times \frac{50\% \times I_{PRI}}{ESR} - ESR}
\]  

\[ (5) \]

In our intended application, X7R or X5R multilayer ceramic capacitors are typically used. These capacitors (with a typical value of approximately 1.0 µF) have an equivalent serial resistance (ESR) value of approximately 10 mΩ to 50 mΩ at a switching frequency of 380 kHz. From **Equation 5** and the design specifications, \(I_{PRI} = 130 \text{ mA} \), \(V_{RIPPLE} = 50 \text{ mV} \), \(V_{O} = 12 \text{ V} \), and \(V_{IN\_MIN} = 36 \text{ V} \), the output filter capacitance can be obtained as **Equation 6**:

\[
C_{OUT} = \frac{V_{O}}{V_{IN\_MIN}} \times \frac{1}{f_{SW}} = \frac{12 \text{ V}}{36 \text{ V}} \times \frac{1}{380 \times 10^3 \text{ Hz}} = 1.22 \mu\text{F}
\]

\[ (6) \]

With some design margin and considering the voltage dependence of the ceramic capacitors, select capacitors rated at 4.7 µF with a voltage rating of 16 V, or 2.2 µF with a voltage rating of 25 V. As a good practice from experience, a high-frequency decoupling capacitor with a 0.1-µF typical value is still required for the devices to be biased. Refer to **Figure 1** for additional capacitance based on the bench test to ensure the output voltage ripple meets the design specifications.

### 3.1.3 Determining the Input Filter Capacitance

The input filter capacitors are designed with an equation similar to the output capacitors, as shown in **Equation 7**:

\[
C_{IN} = \frac{\Delta T}{\Delta I - ESR} = \frac{V_{O}}{V_{IN\_MIN} \times \frac{5\% \times V_{IN\_MIN}}{50\% \times I_{PRI} - ESR}} = \frac{12 \text{ V}}{36 \text{ V} \times \frac{5\% \times 36 \text{ V}}{50\% \times 0.13 \text{ A} - 0.05 \text{ Ω}}} = 0.032 \mu\text{F}
\]

\[ (7) \]

After considering the device internal-circuit requirements, voltage dependence and some design margin, select a 1.0-µF multilayer ceramic capacitor (X5R or X7R) with a voltage rating of 100 V.
3.2 Programming the Device

3.2.1 Determining the Capacitors

There are five critical capacitors when programming the device: C1, C2, C5, C6, and C15.

C1 is the input capacitance. The UCC25230 data sheet specifies the minimum C1 value as 1.0 µF. If the resulting value of C1 from the Determining the Input Filter Capacitance section is greater than 1.0 µF, then use the greater value in the design. The voltage rating depends on the maximum input voltage. In typical 48-V telecom modular applications, a 100-V rating should be used.

C2 is the VDD decoupling capacitor and is 1.0 µF, based on the UCC25230 data sheet. Because the VDD typical value is 9 V, a voltage rating of 16 V or greater should be used.

C5 is the bootstrap capacitor and is 1.0 µF, based on the data sheet. The voltage rating for C5 is 16 V or greater, based on the voltage between the BOOT and PHASE pins, as specified in the data sheet.

C6 is a noise reduction capacitor with a value typically in the range of 0.1 µF to 1.0 µF. C6 also introduces turn-on delay. In most applications, this delay presents a desired feature that can allow for a settle-down input voltage transient.

C15 is also a noise reduction capacitor that helps eliminate VIN_G jitter. The C15 typical value range is 0.1 µF to 1.0 µF.

All of these capacitors should be of a multilayer, ceramic X7R or X5R type.

3.2.2 Determining the Resistors

The resistors used around the device are divided in two groups: control loop without feedback, and control loop with feedback.

3.2.2.1 Control Loop without Feedback Design

The resistors used in the control loop without feedback are R2 and R4 and set up the UV/OV pin. These resistors are used to determine the input voltage that makes VIN_G valid. The VIN_G signal notifies the system with the input voltage status when the input voltage reaches the preprogrammed threshold.

Because the threshold for UV on is 36 V of the input voltage and the VIN_G maximum turn-on threshold is 1.10 V (based on the data sheet), it can be assumed that R4 = 10 kΩ. Thus, R2 can be calculated as Equation 8:

\[
R2 = R4 \times \frac{V_{IN} - V_{IN,G}}{V_{IN,G}} = 10 \, \text{kΩ} \times \frac{36 \, \text{V} - 1.10 \, \text{V}}{1.10 \, \text{V}} = 317 \, \text{kΩ} \Rightarrow 316 \, \text{kΩ}
\]
3.2.2.2 Control Loop with Feedback Design

The converter works in voltage mode control; therefore, it requires Type-III compensation to stabilize the feedback control loop. Type-II compensation can be used if the compromised performance allows. For Type-III compensation, a total of seven components are required, including the output voltage set-point resistors. For the Type-II compensation method, the total components required may be dropped to five. Because 0402 package components are typically used, the savings from cost and board space may not show a significant benefit and a concern of sacrificing performance may result. In this report, Type-III is used.

The compensation can be made in a simple way because the converter can be treated as a simple sync-buck converter. The main influence is the coupled inductor. On the primary side, the inductor presents with a parameter of inductance and an equivalent series resistance. The total output capacitance can be estimated by a summation of the total primary and secondary output filter capacitance. In this design, the total output capacitance is 20.8 μF. The output filter inductance at full load is typically 160 μH. After these values are known or approximated, the converter is actually equivalent to a sync-buck converter.

The K-factor method can be used to design the compensation parameters for the starting point. More details about the K-factor method can be found in reference 3 of the References section. The Bode plots of the modulator can be measured before the feedback loop design starts. This method is described in reference 4. The final values of each parameter are shown in Table 2.

<table>
<thead>
<tr>
<th>R1</th>
<th>R3</th>
<th>R6</th>
<th>R7</th>
<th>C3</th>
<th>C4</th>
<th>C7</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.5 kΩ</td>
<td>47.5 kΩ</td>
<td>178 kΩ</td>
<td>3.65 kΩ</td>
<td>1 nF</td>
<td>47 pF</td>
<td>270 pF</td>
</tr>
</tbody>
</table>

The output voltage set point is determined by R3 and R6 with the device internal reference at 2.5 V. To validate this, use Equation 9:

\[
V_{OUT1} = V_{OUT2} = \frac{R3 + R6}{R3} \times V_{REF} = \frac{47.5 \text{ kΩ} + 178 \text{ kΩ}}{47.5 \text{ kΩ}} \times 2.5 \text{ V} = 11.87 \text{ V} \approx 12.0 \text{ V}
\]

Equation 9
4 Performance Test

In this section, performance is shown from critical test results. More performance test results can be found in the UCC25230EVM-754 user’s guide.

4.1 Power-Conversion Efficiency

Efficiency can be determined with IOUT1 or IOUT2, as shown in Figure 2 and Figure 3, respectively.

Figure 2. Efficiency with IOUT1 = 50 mA

Figure 3. Efficiency with IOUT2 = 50 mA
### 4.2 Voltage Regulation

Voltage regulation can be determined with IO1 and IO2, as shown in Figure 4 and Figure 5, respectively.

![Figure 4. Regulation with IO1 = 50 mA](image1)

![Figure 5. Regulation with IO2 = 50 mA](image2)

Table 3 lists the voltage regulation at corner conditions.

**Table 3. Voltage Regulation at Corner Conditions**

<table>
<thead>
<tr>
<th>V\textsubscript{IN} (V)</th>
<th>IO1 (mA)</th>
<th>IO2 (mA)</th>
<th>V\textsubscript{O1} (V)</th>
<th>V\textsubscript{O2} (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>36</td>
<td>0</td>
<td>0</td>
<td>11.85</td>
<td>11.50</td>
</tr>
<tr>
<td></td>
<td>65</td>
<td>0</td>
<td>11.85</td>
<td>9.70</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>65</td>
<td>11.85</td>
<td>12.10</td>
</tr>
<tr>
<td></td>
<td>65</td>
<td>65</td>
<td>11.10</td>
<td>10.50</td>
</tr>
<tr>
<td>72</td>
<td>0</td>
<td>0</td>
<td>11.85</td>
<td>11.75</td>
</tr>
<tr>
<td></td>
<td>65</td>
<td>0</td>
<td>11.85</td>
<td>10.25</td>
</tr>
<tr>
<td></td>
<td>100</td>
<td>65</td>
<td>12.30</td>
<td>11.10</td>
</tr>
</tbody>
</table>
4.3 Feedback-Loop Compensation

Figure 6 shows the Bode plots at $V_{IN} = 48$ V and load = 50 mA of each output.

![Bode plots](image)

Figure 6. Gain and Phase vs Frequency

4.4 Design Performance Summary

Table 4 summarizes the design performance.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Characteristics</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage range</td>
<td></td>
<td>36</td>
<td>48</td>
<td>72</td>
<td>V</td>
</tr>
<tr>
<td>Maximum input current</td>
<td>$V_{IN} = 36$ V and $IOUT1 = IOUT2 = 65$ mA</td>
<td>70</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No load input current</td>
<td></td>
<td>8.5</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Output Characteristics</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output voltage, VOUT1</td>
<td>$IOUT1 = 0$ mA, $IOUT2 = 65$ mA</td>
<td>11.5</td>
<td>11.8</td>
<td>12.5</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = 65$ mA, $IOUT2 = 0$ mA</td>
<td>11.5</td>
<td>11.8</td>
<td>12.5</td>
<td>V</td>
</tr>
<tr>
<td>Output voltage, VOUT2</td>
<td>$IOUT1 = 0$ mA, $IOUT2 = 100$ mA</td>
<td>9.5</td>
<td>10.0</td>
<td>11.0</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = 100$ mA, $IOUT2 = 0$ mA</td>
<td>9.5</td>
<td>12.0</td>
<td>12.5</td>
<td>V</td>
</tr>
<tr>
<td>Output load current, IOUT2 or IOUT2</td>
<td></td>
<td>65</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output 1 voltage regulation (regulated output)</td>
<td>Input voltage = 36 V to 72 V</td>
<td>10</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = IOUT2 = 100$ mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load regulation: Input voltage = 48 V</td>
<td></td>
<td>10</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = 0$ mA to 100 mA, $IOUT2 = 100$ mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output 2 voltage regulation (cross-regulated output)</td>
<td>Input voltage = 36 V to 72 V</td>
<td>0.75</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = IOUT2 = 65$ mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Load regulation: Input voltage = 48 V</td>
<td></td>
<td>$-1.35$</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>$IOUT1 = 65$ mA, $IOUT2 = 0$ mA to 65 mA</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output voltage ripple (outputs 1 and 2)</td>
<td>At $IOUT1 = IOUT2 = 65$ mA</td>
<td>45</td>
<td>60</td>
<td>mV &lt;sub&gt;PP&lt;/sub&gt;</td>
<td></td>
</tr>
</tbody>
</table>
### Table 4. Design Performance Summary (continued)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>TEST CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYSTEMS CHARACTERISTICS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switching frequency</td>
<td></td>
<td>380</td>
<td></td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>Peak efficiency</td>
<td>V_IN = 36 V, IOUT1 = IOUT2 = 50 mA</td>
<td>81</td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Full load efficiency</td>
<td>V_IN = 48 V, IOUT1 = IOUT2 = 65 mA</td>
<td>80</td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Input status good (TP4)</td>
<td></td>
<td>4.2</td>
<td>5.2</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Effective bias real estate size</td>
<td>L × W × H</td>
<td>0.6</td>
<td>0.5</td>
<td>0.15</td>
<td>Inches</td>
</tr>
<tr>
<td>Board size</td>
<td>L × W</td>
<td>2.2</td>
<td>1.4</td>
<td></td>
<td>Inches</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>Natural convection</td>
<td></td>
<td></td>
<td>4.5</td>
<td>°C</td>
</tr>
</tbody>
</table>

### References

1. **UCC25230 Data Sheet, SLUSAQ6A**, 2011