Using Configurable Active Delay Elements in CDCF5801 Feedback Loop

H. Jungert, S. Tambouris, K. Mustafa

ABSTRACT

This document describes a specific failure mode and a workaround when using the CDCF5801 to align two input clocks where the output clock, CLKOUT is being fed back to the phase-aligner of the CDCF5801 using a configurable active delay element (e.g., Microcontroller, ASIC, FPGA, DSP) as illustrated in figure 1. The observed operation of the failure mode is that the DLYCTRL input of the CDCF5801 locks with a 180 degree phase shift to the LEADLAG input. In the intended operational mode the DLYCTRL input and LEADLAG input are adjusted such that both inputs are aligned with 0 degree.

1  Active Delay Element in Feedback Path

![Diagram of Active Delay Element in Feedback Path]

Figure 1. Active Delay Element in Feedback Path

2  Preconditions to Cause a 180 Degree False Lock Between REFCLK and CLKOUT

1. Feedback loop is not closed at power up. The configurable active delay element does not yet act as a buffer, i.e. there is no constant delay between CLKOUT signal and DLYCTRL signal.
2. The PLL internal to the CDCF5801 has achieved lock on REFCLK signal prior to closing the feedback loop.
3. A precise 180 degree (± 2 degrees) phase shift exists between LEADLAG and DLYCTRL at closure of feedback loop.
4. The DLYCTRL input has not seen any CLK cycles before closing the feedback loop.

3 Workaround to Avoid 180 Degree False Lock

CDCF5801 PLL/Phase lock needs to be re-initialized as follows:

The external feedback loop must be stable (i.e. the active delay element has been completely initialized and acts as a constant delay buffer) at the time when PWRDNB is asserted high. Subsequently, the CDCF5801-internal PLL begins its lock-in behavior and DLYCTRL and LEADLAG input are aligned to a 0 degree phase relationship.

The following diagram outlines the recommended operation/ordering of events.

![Diagram showing the recommended operation/ordering of events.](image)

Figure 2. Workaround Timing in When a DSP is Used
The active delay element has to be settled to act as a constant delay buffer.

Figure 3. Workaround Timing for General Use other than DSP

4 Reference

- How to Use the CDCF5801 for Phase Alignment/Adjustment Application Note (SCAA070)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td></td>
<td>Telephony</td>
</tr>
<tr>
<td></td>
<td>Video &amp; Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated