CDCx706/x906 Termination and Signal Integrity Guidelines
Alexander Pakosta and Giuseppe Mazzoleni

ABSTRACT
This application report shows and evaluates different termination schemes for the
- CDCE706 (EEPROM, \( f_{\text{max}} = 300 \text{ MHz} \), industrial temperature range)
- CDCE906 (EEPROM, \( f_{\text{max}} = 167 \text{ MHz} \), commercial temperature range)
- CDC706 (ROM, \( f_{\text{max}} = 300 \text{ MHz} \), industrial temperature range)
- CDC906 (ROM, \( f_{\text{max}} = 167 \text{ MHz} \), commercial temperature range)

Guidelines for optimizing the series termination are discussed. Additionally, this report describes how the CDCx706/x906 family can be used to drive 1.8-V clock inputs.

Contents
1 Clocking Solution for DaVinci™ Digital Media System-on-Chip (TMS320DM644x) ........................................ 1
2 Series Termination for 3.3-V and 2.5-V Clocks ........................................... 2
3 Driving 1.8-V Inputs With a Voltage Divider ........................................... 3
4 Driving 1.8-V Inputs Directly ........................................... 5
5 Slew Rate Control for EMI Reduction ........................................... 7
6 Conclusion ........................................... 7
7 References ........................................... 7

List of Figures
1 Clocking Scheme of an IP-STB ........................................... 2
2 Series Termination ........................................... 2
3 1.8-V Voltage Divider ........................................... 3
4 Simulation Results of the Voltage Divider ........................................... 4
5 Parasitic Capacitance of a Receiver ........................................... 4
6 Current Through Internal Structures ........................................... 5
7 Direct 1.8-V Interface ........................................... 6
8 Effect of \( R_{t} \) on an Unterminated Transmission Line ........................................... 6

List of Tables
1 Output Impedance of the CDCx706/x906 ........................................... 3
2 Corner Frequency for Varying \( C_{\text{in}} \) ........................................... 5

1 Clocking Solution for DaVinci™ Digital Media System-on-Chip (TMS320DM644x)
Modern applications usually require a large number of clocks. However, for cost-driven applications, it is often unsuitable to use a dedicated clock source for every clock that a system requires. Different I/O voltages can further complicate the clocking scheme. Therefore, what is wanted is a flexible clock generator that generates several clocks from one clock source with the added potential of selecting different I/O voltage levels. As an example, Figure 1 shows a clocking scheme for an Internet protocol set-top box (IP-STB).
In this example, many different clocks at 3.3 V and 1.8 V are needed. The CDCE906 provides most of the clocks. For a clock with 3.3-V I/Os, level shifters are needed to address the 1.8-V I/Os of the DaVinci™ digital signal processor (DSP). The CDCE906 is specified to drive 3.3-V and 2.5-V I/Os. A 1.8-V interfacing is also possible, which spares any additional level shifters.

2 Series Termination for 3.3-V and 2.5-V Clocks

Series termination is a common method to maintain the signal integrity for LVCMOS drivers, if connected to a receiver with a high-impedance input. For series termination, a series resistor, $R_S$, is placed close to the driver. The sum of the driver impedance $Z_{\text{out}}$ and $R_S$ should be close to the transmission line impedance $Z_0$. If this is the case, the transmission line is properly terminated at the beginning and signal integrity is maintained – even if the transmission line is long.

![Series Termination Diagram](image)

Figure 2. Series Termination

To determine the correct value for $R_S$, it is necessary to know the output impedance $Z_{\text{out}}$. Table 1 shows the typical output impedance during the transition for different transmission lines impedances. PU (pullup) is the impedance for the rising edge, while PD (pulldown) is the impedance for the falling edge. Because PU and PD are representing two different internal transistors, the impedances can be slightly different. The value for $R_S$ should be chosen to get a good matching to the transmission line impedance for PU and PD.
Table 1. Output Impedance of the CDCx706/x906

<table>
<thead>
<tr>
<th>Z₀ (Ω)</th>
<th>Type</th>
<th>3.3 V (Fastest Slew Rate)</th>
<th>2.5 V (Fastest Slew Rate)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Impedance (Ω)</td>
<td>Proposed Rs (Ω)</td>
</tr>
<tr>
<td>35</td>
<td>PU</td>
<td>49</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>PD</td>
<td>45</td>
<td>67</td>
</tr>
<tr>
<td>50</td>
<td>PU</td>
<td>45</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>PD</td>
<td>42</td>
<td>58</td>
</tr>
<tr>
<td>75</td>
<td>PU</td>
<td>43</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>PD</td>
<td>38</td>
<td>49</td>
</tr>
<tr>
<td>100</td>
<td>PU</td>
<td>41</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>PD</td>
<td>35</td>
<td>44</td>
</tr>
</tbody>
</table>

Table 1 shows a basic value for Rs. Signal Integrity simulations, e.g., with IBIS models, are useful to optimize the value of the series resistor by including the receiver and board parasitics. Further, with simulations, the series termination can be proved under corner conditions like the weak and strong process corners of the IC.

The CDCx706/x906 has an built-in slew rate control. The slew rate control allows enlarging the rise and the fall time in order to reduce electromagnetic interference (EMI) on the board. An increase of the output impedance of the CDCx706/x906 is necessary to achieve slower transitions. Due to this, series termination is only possible for the fastest slew rate of the CDCx706/x906. A special termination scheme for the slower slew rates is discussed later in this report.

3 Driving 1.8-V Inputs With a Voltage Divider

1.8-V I/Os are common in today's applications. DSPs like DaVinici™ are running at 1.8 V to reduce the power consumption and the EMI at higher clock rates. Therefore, it is important to find simple solutions to interface with 1.8-V I/Os. One method is to use the driver at a Vcc_out of 3.3 V or 2.5 V by reducing the swing at the receiver side with a simple voltage divider.

![Diagram 1.8-V Voltage Divider](image)

**Figure 3. 1.8-V Voltage Divider**

Figure 3 shows how this voltage divider can look. For this example, the AC-load is 500 Ω to GND, which is similar to the AC load that results from the data-sheet test load. Therefore, the AC parameters stay close to the values mentioned in the data sheet.
Driving 1.8-V Inputs With a Voltage Divider

Figure 4 shows simulation results for this 1.8-V interfacing solution. The CDCx706/x906 output and a receiver with input parasitics similar to the CDCL6010 CLKP input in the single-ended mode was used. The simulation shows that the transmission line is properly terminated, and the signal integrity at the receiver is good. Therefore, this solution is well-suited to address 1.8-V clock inputs for devices like the CDCL6010 or the DaVinci™ DSP.

Figure 5. Parasitic Capacitance of a Receiver

The external voltage divider and the input impedance of the receiver appear as a low-pass filter. Therefore, it is important to consider the corner frequency for a given input capacitance $C_{in}$ as shown in Figure 5. Higher order harmonics that are beyond the corner frequency are cut off. This can reduce the slew rate of the clock, if the clock frequency and/or the input capacitance of the receiver are high. Table 2 shows the corner frequency under certain conditions. Signal integrity simulation can further help to check whether the slew rate is high enough. However, current designs like the CDCL6010 or the DaVinci™ DSP have an input capacitance of around 2 pF, which allows using the voltage divider at even higher frequencies.
Driving 1.8-V Inputs Directly

Table 2. Corner Frequency for Varying \( C_{in} \)

<table>
<thead>
<tr>
<th>( C_{in} ) (pF)</th>
<th>( F_{3dB} ) (MHz)</th>
<th>( F_{6dB} ) (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1300</td>
<td>2200</td>
</tr>
<tr>
<td>2</td>
<td>649</td>
<td>1110</td>
</tr>
<tr>
<td>4</td>
<td>322</td>
<td>553</td>
</tr>
<tr>
<td>8</td>
<td>163</td>
<td>278</td>
</tr>
</tbody>
</table>

In case of internal biasing, there can be additional leakage currents, by using an external voltage divider. Therefore, it is important to have some basic knowledge about the input stage that is used.

Figure 6. Current Through Internal Structures

Figure 5 shows an example in which an additional current of 156 \( \mu A \) is caused by the internal voltage divider. The driver is assumed to be in 3-state mode. This shows that the internal structure of the receiver must be known, to estimate the additional current that is caused. Usually, LVCMOS inputs have large pullup/pulldown resistors, and therefore the additional currents are negligible.

4 Driving 1.8-V Inputs Directly

Another option to connect the CDCx706/x906 to a 1.8-V input is to supply \( V_{CC_{OUT}} \) with 1.8 V. Even if 1.8 V is not a specified parameter of the CDCx706/x906, the output can handle 1.8 V but at a limited drive capability. Especially for applications with limited space, or in cases where a voltage divider at the input is not possible, this can be a good, working solution. The fastest slew rate should be used in this case.

Because the output impedance at \( V_{CC_{OUT}} \) of 1.8 V is higher than 50 \( \Omega \), series termination is not possible anymore. Therefore, the CDCx706/x906 must be placed as close as possible to the receiver input to avoid reflections from the unterminated transmission line. An additional resistor, \( R_t \), can be placed close to the receiver to reduce the effects of reflections.

An additional series termination resistor, \( R_s \), can be placed close to the driver, to avoid overshoot at the receiver. This could happen if the driver is running at its strong corner (1.9 V \( V_{CC_{OUT}} \)/minimum temperature)
Driving 1.8-V Inputs Directly

Figure 7. Direct 1.8-V Interface

\[ R_f \text{ and } C_{in} \text{ combine to make a low-pass filter that smooths steps in the rising and falling edge at the receiver, which are caused by line reflections. This low-pass filter can be optimized to avoid steps in the threshold, which could cause the receiver to oscillate or to switch several times due to noise. } R_i \text{ is usually in the range of 200 } \Omega \text{ to 300 } \Omega, \text{ but must be matched to the individual application.} \]

\[ R_f \text{ depends on the output impedance } R_{out} \text{ of the driver, the transmission line impedance } Z_0, \text{ and the receiver input impedance } Z_{in}. \text{ Therefore, it is difficult to find a general rule to determine } R_f. \text{ The most suitable way is to do simulations. Adequate IBIS models are available at the TI external Web site (www.ti.com).} \]

Figure 8. Effect of \( R_f \) on an Unterminated Transmission Line

Figure 8 shows the effect of \( R_f \) on an unterminated transmission line. The step-line shows the rising edge of a clock signal on a transmission line without termination. The smoothed line shows the clock on an unterminated transmission line with adjusted \( R_f \). As a result, the rise time remains almost equal for the filtered signal, but the steps during the transition are filtered.
Simulations confirmed that this termination scheme meets the input requirements of the DaVinci™ DSP for the clock inputs MXI, M24XI, TIM_IN, and VPBE clock. A transmission line length of approximately 50 mm showed good results. Therefore, it is possible to do a direct 1.8-V interface to the DaVinci™ DSP, which can be used in applications like that shown in Figure 1.

5 Slew Rate Control for EMI Reduction

The CDCx706/x906 uses four different slew rates to adjust the transition time of the output. A longer rise and fall time of the clock edges reduces the higher order harmonics and therefore reduces the EMI at higher frequencies.

However, an increase in the output impedance is necessary to get a longer rise and fall time. Therefore, series termination is unsuitable for slew rates slower than the fastest (= default slew rate). If EMI reduction is necessary by setting the slew rate to a lower value, a termination scheme as shown in Figure 7 is required. The same considerations as discussed in the previous section are valid here.

6 Conclusion

Today’s applications often need complex clocking structures. The clocking structure becomes more complicated if different I/O voltages are required. The CDCx706/CDCx906 is specified to drive 3.3-V and 2.5-V I/Os. Also, 1.8-V interfacing is possible, which spares any additional level shifters.

Different terminations have been demonstrated for all three voltage levels. This application report shows further, that the CDCx706/x906 is well-suited as a clock driver for DSPs like the DaVinci™ TMS320DM644x or jitter cleaner like the CDCL6010.

7 References

1. CDCE706 Programmable 3-PLL Clock Synthesizer/Multiplier/Divider data sheet (SCAS815D)
2. CDCE906 Programmable 3-PLL Clock Synthesizer / Multiplier / Divider data sheet (SCAS814C)
4. TMS320DM6446-594: TMS320DM6446 Digital Media System-on-Chip data sheet (SPRS283A)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services in statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise with the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their applications, and that买家应充分了解并同意接受任何由TI产品引起的损害，以及它们对安全-关键型应用的任何影响。

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or “enhanced plastic.” Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer’s risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>DSP</td>
<td>Broadband</td>
<td><a href="http://www.ti.com/broadband">www.ti.com/broadband</a></td>
</tr>
<tr>
<td>Interface</td>
<td>Digital Control</td>
<td><a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a></td>
</tr>
<tr>
<td>Logic</td>
<td>Military</td>
<td><a href="http://www.ti.com/military">www.ti.com/military</a></td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Optical Networking</td>
<td><a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a></td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td>RFID</td>
<td>Telephony</td>
<td><a href="http://www.ti.com/telephony">www.ti.com/telephony</a></td>
</tr>
<tr>
<td>Low Power</td>
<td>Video &amp; Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td>Wireless</td>
<td></td>
<td><a href="http://www.ti.com/wireless">www.ti.com/wireless</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated