Clocking Recommendations for the DM643x EVM

Firoj Kabir

ABSTRACT

The DM643x evaluation module (EVM) requires several clock frequencies to run the system properly. The current clocking proposal of the low-cost evaluation module consists of the VCXO chip PI6CX100-27W, the PLL chip PLL1705, several bus drivers, and a few oscillators and crystals. This application report discusses several optimized clocking proposals with the Texas Instruments new clock drivers and recommends a more integrated, high-performance, and cost-saving proposal with minimum ICs.

Introduction

The system requires frequency adjustment capability to synchronize the audio and video clock. Zero-ppm accuracy for video and audio clocks is required. The phase-locked loop (PLL) also is required to generate the audio clock or clocks from the 27-MHz video clock frequency.

Besides the video and audio clocks, a 27-MHz and a 25-MHz Ethernet clock signals are generated either from a crystal or an oscillator.

Video and Audio Clocks Generation

The current clocking solution in the reference design guide is a multichip-based proposal. The modulated signal (PWM) is converted into analog control voltage (using an RC filter) before providing it to the control input of the VCXO. The VCXO chip PI6CX100-27W receives the PWM signal and adjusts the 27-MHz crystal frequency for the required synchronization.

The PLL chip PLL1705 generates a 3.3-V video clock (27 MHz) and an audio clock for the stereo codec TLV320AIC33 from the 27-MHz synchronized signal.

The single-bus buffers (74LVC1G125D and SN74CBTLV1G125) are used for video and audio clock paths. The PLL1705 is capable of generating audio clock frequencies such as 8.192 MHz, 11.2896 MHz, 12.288 MHz, 16.384 MHz, 16.9344 MHz, 18.432 MHz, 22.5792 MHz, 24.576 MHz, 33.8688 MHz, and 36.864 MHz.
Clock Proposal With CDCE913

The CDCE913 is currently in design phase. Samples availability is planned for the second quarter of 2007. The CDCE949 is a similar device with more outputs. The footprint of CDCE949 can be used for the CDCE913 devices. Samples availability of the CDCE949 is planned for February 2007.

Single-Chip Solution of Generating an Audio and Video Clock

The single-chip solution is capable of generating the synchronized video and audio clocks for the system. CDCE913 is a single, PLL-based VCXO clock. This PLL can be programmed via an I²C bus, and all audio frequencies can be generated with 0-ppm error. This device also supports nonvolatile EEPROM and factory-preprogrammed devices (according to the customer’s specification). Using the control pins, one of the several preprogrammed audio frequencies can be selected.

It has three outputs. Two of the outputs (Y1 and Y2) are PLL bypassed and generate a 27-MHz video clock. Y3 outputs are PLL programmed and generate an audio clock frequency.

Figure 1. Generating Synchronized Video and Audio Clocks
(The Current Clocking Proposal With Several ICs)
The core supply voltage of the CDCE913 is 1.8 V. So, with a 3.3-V modulation signal, a resistor for a voltage divider (R1=120 kΩ) is required to maintain the correct voltage level for the Vctr pin (1.8 V). This device can generate a 3.3-V LVCMOS signal, so that any additional signal translators or buffers are unnecessary. Because the core supply voltage is low, it consumes low power compared to 3.3-V devices.
Two-Chip Solution to Generate All Required Frequencies

Because two other frequencies (27 MHz and 25 MHz) are required and these frequencies must not be synchronized like video and audio clocks, a second CDCE913 can be used with a 27-MHz crystal to generate the rest of the clocks. The jitter performance is good and meets all jitter requirements of DSPs.

If more than three clocks are required, CDCE925\textsuperscript{(2)} (five outputs), CDCE906 (six outputs), CDCE937\textsuperscript{(2)} (seven outputs), or CDCE949\textsuperscript{(1)} (nine outputs) can be used.

---

**Note:**

\begin{itemize}
  \item\textsuperscript{(1)}CDCE913 is currently in design phase. Samples availability is planned for the second quarter of 2007. CDCE949 is a similar device with more outputs. The footprint of CDCE949 can be used for the CDCE913 devices. Samples availability of CDCE949 is planned for February 2007.
  
  \item\textsuperscript{(2)}CDCE925 and CDCE937 are in design phase. Samples availability of these devices is planned for the third quarter of 2007.
\end{itemize}
If the availability of all 10 audio frequencies are required but the options to program the CDCE913 through an I²C bus are unavailable, then the CDCE949 is recommended. The CDCE949 is a similar device (1.8-V core and 3.3-V output buffer) to CDCE913 with four PLLs and nine outputs.

Figure 4. Single-Chip Solution to Generate Synchronized Video and All Audio Frequencies

With using the control pins and populating the right termination resistors, the required audio clock (any of the 10 frequencies) can be generated and selected for the stereo audio codec. The unused outputs cannot be used to generate other frequencies (27 MHz, 25 MHz) because they also are synchronized.

**Clock Proposal With CDCE906 and PI6CX100-27W (Two-Chip Solution) (3)**

**Note:** (3) This solution is currently available.

One clock synthesizer (CDCE906) and one VCXO clock (PI6CX100-27W) can be used to generate the synchronized video and audio clocks for the system.

The CDCE906 is a three-PLL-based, 3.3-V clock synthesizer with six outputs. All PLLs can be programmed via an SMBus (maximum 100 kHz) to generate the audio clocks and video clocks. The PI6CX100-27W generates a 27-MHz adjusted clock frequency using a PWM signal from the DSP. Then, it feeds into the clock synthesizer (CDCE906) to generate video and all audio frequencies. The 3.3-V buffers of the CDCE906 eliminate the need of extra single bus buffers (74LVC1G125D).

**Figure 5. Two-Chip Solution Using SMBus Interface Programming**

CDCE906 also supports nonvolatile EEPROM for easily customized applications. TI offers a
Conclusion

The CDCE913 is offered with a 14-pin TSSOP package. This single, tiny device can replace the functionality of one VCXO chip, one PLL chip, and three single-bus buffers to generate synchronized audio and video clocks. The required frequencies can be generated either through an I²C bus or an EEPROM. This is a simple and cost-saving solution with 0-ppm error.

References

1. CDCE906, Programmable 3-PLL Clock Synthesizer/Multiplier/Divider data sheet (SCAS814)
IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>amplifier.ti.com</td>
</tr>
<tr>
<td>Data Converters</td>
<td>dataconverter.ti.com</td>
</tr>
<tr>
<td>DSP</td>
<td>dsp.ti.com</td>
</tr>
<tr>
<td>Interface</td>
<td>interface.ti.com</td>
</tr>
<tr>
<td>Logic</td>
<td>logic.ti.com</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>power.ti.com</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>microcontroller.ti.com</td>
</tr>
<tr>
<td>Low Power Wireless</td>
<td><a href="http://www.ti.com/lpw">www.ti.com/lpw</a></td>
</tr>
<tr>
<td>Audio</td>
<td><a href="http://www.ti.com/audio">www.ti.com/audio</a></td>
</tr>
<tr>
<td>Automotive</td>
<td><a href="http://www.ti.com/automotive">www.ti.com/automotive</a></td>
</tr>
<tr>
<td>Broadband</td>
<td><a href="http://www.ti.com/broadband">www.ti.com/broadband</a></td>
</tr>
<tr>
<td>Digital Control</td>
<td><a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a></td>
</tr>
<tr>
<td>Military</td>
<td><a href="http://www.ti.com/military">www.ti.com/military</a></td>
</tr>
<tr>
<td>Optical Networking</td>
<td><a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a></td>
</tr>
<tr>
<td>Security</td>
<td><a href="http://www.ti.com/security">www.ti.com/security</a></td>
</tr>
<tr>
<td>Telephony</td>
<td><a href="http://www.ti.com/telephony">www.ti.com/telephony</a></td>
</tr>
<tr>
<td>Video &amp; Imaging</td>
<td><a href="http://www.ti.com/video">www.ti.com/video</a></td>
</tr>
<tr>
<td>Wireless</td>
<td><a href="http://www.ti.com/wireless">www.ti.com/wireless</a></td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated