ABSTRACT
The CDCLVC11xx buffer family from Texas Instruments has a nominal voltage supply of 2.5 V and 3.3 V. With the simple employment of an external RC network, this family of devices can handle incoming signals whose voltage levels go up to 1.8 V.

This application report explains how to implement this network and dimension its discrete components, without impacting the specifications of additive jitter and rise and fall times.

Contents
1 Introduction .................................................................................................................. 2
2 Network and Test Bench Schematic ............................................................................ 2
3 Measurement ............................................................................................................... 3
   3.1 Test Equipment and Setup .................................................................................... 3
   3.2 Results .................................................................................................................. 4
4 Tradeoffs .................................................................................................................... 6
   4.1 Data Input ............................................................................................................. 6
   4.2 Start-Up ................................................................................................................. 7
5 Conclusion .................................................................................................................. 7
6 References ................................................................................................................. 8

List of Figures
1 Input Thresholds to Ensure Save Operation .............................................................. 2
2 Input Signal With and Without ac-Coupling .............................................................. 2
3 1.8-V LVCMOS Driver Connected to the 2.5-/3.3-V Tolerant CDCLVC11xx Input .......... 2
4 Signal Degradation With Too Small an ac-Coupling Capacitance ......................... 3
5 Test Equipment and Setup ...................................................................................... 3
6 Application Test Load .............................................................................................. 4
7 Input Phase Noise Plot to Analyze Additive Jitter at 100 MHz .................................. 4
8 Output Phase Noise Plot at 100 MHz ....................................................................... 5
9 Output Waveform for tr/tf Measurements at 100 MHz .............................................. 5
10 tr/tf vs Frequency With ac-Coupling ...................................................................... 6
11 Data Input with Long-Time Ones/Zeros ................................................................. 6
12 Manchester Code With Example-Signal .................................................................. 7
13 Start-up, C1 = 100 pF, R1 = 10 kΩ, R2 = 10 kΩ at 200 MHz ................................. 7
14 tr/tf With ac-Coupling Compared to Typical Values at 2.5 V ................................. 8
15 tr/tf With ac-Coupling Compared to Typical Values at 3.3 V ................................. 8

List of Tables
1 Recommended Coupling Capacitance ...................................................................... 3
2 Further Results ........................................................................................................ 6
1 Introduction

Depending on the supply voltage applied, the CDCLVC11xx input stage has different input thresholds. These thresholds are the corners to safely detect a low or a high level (Figure 1). They are centered around half-supply voltage (either \( \frac{V_{DD}}{2} \pm 600 \text{ mV} \) at 3.3 V or \( \frac{V_{DD}}{2} \pm 400 \text{ mV} \) at 2.5 V).

![Input Thresholds to Ensure Safe Operation](image)

**Figure 1. Input Thresholds to Ensure Safe Operation**

If a 1.8-V signal is supplied to the input of the buffer family, the high level of the signal does not reach \( V_{IH\text{ (min)}} \), and the buffer input stage does not detect the high state (Figure 2a). With the simple ac-coupling, shown in Section 2, the input signal is shifted around \( \frac{V_{DD}}{2} \), ensuring the proper detection of high and low levels (Figure 2b).

![Input Signal With and Without ac-Coupling](image)

**Figure 2. Input Signal With and Without ac-Coupling**

2 Network and Test Bench Schematic

The network in Figure 3 shows how the ac-coupling can be done. In Figure 3, U0.1 represents a LVCMOS transmitter with 30-Ω output impedance. The series termination R3 adjusts U0.1 to the 50-Ω environment to avoid signal reflections. Depending on the supply voltage, R1 is either connected to 2.5 V or 3.3 V.

![1.8-V LVCMOS Driver Connected to the 2.5-/3.3-V Tolerant CDCLVC11xx Input](image)

**Figure 3. 1.8-V LVCMOS Driver Connected to the 2.5-/3.3-V Tolerant CDCLVC11xx Input**

To reach 1.8 V at U1.1, R1 and R2 have to have high resistance. So, the transmission line is equivalently terminated like an open circuit.

C1 has to vary with the frequency. For low frequencies, a small capacitance discharges so fast that the signal becomes degraded (see Figure 4); this is due to the high-pass filter with C1, R1, and R2. If the recommended capacitance is used, the RC time constant (\( C1 \times R1 \ || R2 \)) is adjusted to the dedicated period of the clock signal.
Figure 4. Signal Degradation With Too Small an ac-Coupling Capacitance

Table 1. Recommended Coupling Capacitance

<table>
<thead>
<tr>
<th>Frequency Range</th>
<th>Capacitance C1</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 MHz – 10 MHz</td>
<td>1 nF</td>
</tr>
<tr>
<td>11 MHz – 100 MHz</td>
<td>500 pF</td>
</tr>
<tr>
<td>101 MHz – 250 MHz</td>
<td>100 pF</td>
</tr>
</tbody>
</table>

3 Measurement

All measurements discussed in this application report were taken under nominal conditions: 2.5-/3.3-V supply voltage, at room temperature, with the CDCLVC1104Perf-EVM and after the transient behavior.

3.1 Test Equipment and Setup

![Test Equipment and Setup Diagram]

The capacitor and resistors (C1, R1, and R2) for the ac-coupling were soldered onto the input path of the CDCLVC1104Perf-EVM. The signal and the pulse generator were used to generate a square wave with amplitude of 1.8 V. The combination of the HP8133A and R&S SMIQ 02e increased the signal quality concerning jitter.

All additive jitter measurements were taken with the phase noise analyzer Agilent E5052. Measurements regarding rise and fall times were taken with a LeCroy HFP2500 high-impedance probe connected to a LeCroy SDA 6020 oscilloscope.

The outputs of the CDCLVC1104 were loaded with the shown application test load. The input with parasitic capacitance, as can be seen in Figure 6, is realized by a high-impedance probe in the used setup.
3.2 Results

Several measurements with different frequencies and supply voltage were taken. Table 2 and Figure 10 summarize all results. Figure 7, Figure 8, and Figure 9 show the measurements as an example for 3.3-V supply and 100-MHz I/O frequency.

Figure 6. Application Test Load

Figure 7. Input Phase Noise Plot to Analyze Additive Jitter at 100 MHz
The additive jitter rms can be calculated with the I/O jitter values and the following formula.

\[ J_{\text{rms,add}} = \sqrt{J_{\text{rms,\text{out}}}^2 - J_{\text{rms,\text{in}}}^2} \]

for example:

\[ J_{\text{rms,add,100MHz}} = \sqrt{(235.70 \, \text{fs})^2 - (226.33 \, \text{fs})^2} \]
\[ J_{\text{rms,add,100MHz}} = 65.80 \, \text{fs} \]

For this example, the additive jitter is equal to 65.80 fs. Further results can be found in Table 2.
Table 2. Further Results

<table>
<thead>
<tr>
<th>Vdd (V)</th>
<th>Frequency (MHz)</th>
<th>tr (ns)</th>
<th>tf (ns)</th>
<th>Additive Jitter rms (fs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3</td>
<td>180</td>
<td>0.988</td>
<td>0.756</td>
<td>79.0</td>
</tr>
<tr>
<td>3.3</td>
<td>100</td>
<td>0.825</td>
<td>0.653</td>
<td>65.8</td>
</tr>
<tr>
<td>3.3</td>
<td>50</td>
<td>0.864</td>
<td>0.687</td>
<td>40.8</td>
</tr>
<tr>
<td>2.5</td>
<td>180</td>
<td>1.22</td>
<td>0.953</td>
<td>68.6</td>
</tr>
<tr>
<td>2.5</td>
<td>100</td>
<td>1.126</td>
<td>0.894</td>
<td>43.8</td>
</tr>
<tr>
<td>2.5</td>
<td>50</td>
<td>1.151</td>
<td>0.917</td>
<td>40.8</td>
</tr>
</tbody>
</table>

Figure 10. tr/tf vs Frequency With ac-Coupling

4 Tradeoffs

4.1 Data Input

If using the CDCLVC11xx for data transmission, the dc component of the signal has to be taken into account. For example, if you have zeros or ones for a long time, the signal level will rise/fall to \( V_{dd}/2 \) and will cross the thresholds (see Figure 11).

Figure 11. Data Input with Long-Time Ones/Zeros

If the data does not have a dc component, there is no problem. Therefore, data encoding can be used (no dc component, like (differential) Manchester-code) (see Figure 12).
Another aspect to be considered is the transient time of the capacitor at start-up. Initially, the capacitor is charged to $V_{dd}/2$. As shown in Figure 13, the 1.8-V input signal starts at this level. Because of this, the capacitor has to be discharged so that the signal is centered to $V_{dd}/2$. However, initially, the 1.8-V swing does not reach $V_{IL(max)}$.

After almost the RC time constant $t = RC$, the input signal reaches both thresholds for the first time. This is because the $V_{IL(max)}$ is $V_{dd}/2 - 600$ mV and the low-level of the input signal after a long time is $V_{dd}/2 - 900$ mV. This means that the capacitor has to be discharged 66%, which is almost the RC time constant.

During this time, the output does not work properly. It is recommended that the outputs are disabled twice this time ($2 \times RC$). Therefore, the CDCLVC11xx supports an asynchronous output enable control (1G), which switches the outputs to a low state if 1G is low.

5 Conclusion

In Figure 14 and Figure 15, the rise and fall times are compared to typical values without ac-coupling. The typical values are measured under nominal conditions on the EVM without input coupling. The input signal amplitude was equal to $V_{dd}$.

As this application report demonstrates, the ac-coupling does not impact the rise and fall times.
Figure 14. tr/τf With ac-Coupling Compared to Typical Values at 2.5 V

Figure 15. tr/τf With ac-Coupling Compared to Typical Values at 3.3 V

6 References

1. CDCLVC11xx, 3.3 V and 2.5 V LVCMOS High-Performance Clock Buffer Family data sheet (SCAS895)
2. Low-Additive, Phase-Noise LVCMOS Clock Buffer Evaluation Board user's guide (SCAU041)
### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated TI products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<table>
<thead>
<tr>
<th>Products</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplifiers</td>
<td>Audio</td>
</tr>
<tr>
<td>Data Converters</td>
<td>Automotive</td>
</tr>
<tr>
<td>DLP® Products</td>
<td>Communications and Telecom</td>
</tr>
<tr>
<td>DSP</td>
<td>Computers and Peripherals</td>
</tr>
<tr>
<td>Clocks and Timers</td>
<td>Consumer Electronics</td>
</tr>
<tr>
<td>Interface</td>
<td>Energy</td>
</tr>
<tr>
<td>Logic</td>
<td>Industrial</td>
</tr>
<tr>
<td>Power Mgmt</td>
<td>Medical</td>
</tr>
<tr>
<td>Microcontrollers</td>
<td>Security</td>
</tr>
<tr>
<td>RFID</td>
<td>Space, Avionics &amp; Defense</td>
</tr>
<tr>
<td>RF/IF and ZigBee® Solutions</td>
<td>Video and Imaging</td>
</tr>
<tr>
<td></td>
<td>Wireless</td>
</tr>
</tbody>
</table>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated